- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄173638 > GS8161Z18DT-200T (GSI TECHNOLOGY) 1M X 18 ZBT SRAM, 6.5 ns, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | GS8161Z18DT-200T |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 1M X 18 ZBT SRAM, 6.5 ns, PQFP100 |
| 封裝： | ROHS COMPLIANT, TQFP-100 |
| 文件頁數(shù)： | 4/38頁 |
| 文件大小： | 283K |
| 代理商： | GS8161Z18DT-200T |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
GS8161Z18D(GT/D)/GS8161Z32D(D)/GS8161Z36D(GT/D)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00 6/2011
12/38
2011, GSI Technology
Preliminary
Synchronous Truth Table
Operation
Type
Address
CK
CKE
ADV
W Bx
E1
E2
E3
G
ZZ
DQ
Notes
Read Cycle, Begin Burst
R
External
L-H
L
H
X
L
H
L
Q
Read Cycle, Continue Burst
B
Next
L-H
L
H
X
XXX
L
Q
1,10
NOP/Read, Begin Burst
R
External
L-H
L
H
X
L
H
L
H
L
High-Z
2
Dummy Read, Continue Burst
B
Next
L-H
L
H
X
H
L
High-Z
1,2,10
Write Cycle, Begin Burst
W
External
L-H
L
H
L
X
L
D
3
Write Abort, Begin Burst
D
None
L-H
L
H
L
H
L
X
L
High-Z
1
Write Cycle, Continue Burst
B
Next
L-H
L
H
X
L
XXX
X
L
D
1,3,10
Write Abort, Continue Burst
B
Next
L-H
L
H
X
H
X
L
High-Z 1,2,3,10
Deselect Cycle, Power Down
D
None
L-H
L
X
H
X
L
High-Z
Deselect Cycle, Power Down
D
None
L-H
L
X
H
X
L
High-Z
Deselect Cycle, Power Down
D
None
L-H
L
X
L
X
L
High-Z
Deselect Cycle, Continue
D
None
L-H
L
H
X
L
High-Z
1
Sleep Mode
None
X
H
High-Z
Clock Edge Ignore, Stall
Current
L-H
H
X
L
-
4
Notes:
1. Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Deselect
cycle is executed first.
2. Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the W pin is
sampled low but no Byte Write pins are active so no write operation is performed.
3. G can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during write
cycles.
4. If CKE High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If CKE High occurs during a write cycle, the bus
will remain in High Z.
5.
X = Don’t Care; H = Logic High; L = Logic Low; Bx = High = All Byte Write signals are high; Bx = Low = One or more Byte/Write signals
are Low
6. All inputs, except G and ZZ must meet setup and hold times of rising clock edge.
7. Wait states can be inserted by setting CKE high.
8. This device contains circuitry that ensures all outputs are in High Z during power-up.
9. A 2-bit burst counter is incorporated.
10. The address counter is incriminated for all Burst continue cycles.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS816218 | 1M x 18, 512K x 36 18Mb S/DCD Sync Burst SRAMs |
| GS816236D-150IT | 512K X 36 CACHE SRAM, 7.5 ns, PBGA165 |
| GS816236B-133IT | 512K X 36 CACHE SRAM, 8.5 ns, PBGA119 |
| GS8162Z72AC-300 | 256K X 72 ZBT SRAM, 5 ns, PBGA209 |
| GS8162ZV36BD-200IT | 512K X 36 ZBT SRAM, 6.5 ns, PBGA165 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8161Z18T-133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8161Z18T-133I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8161Z18T-133IT | 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8161Z18T-133T | 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8161Z18T-150 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。