參數(shù)資料
型號(hào)： GCIXF1002EC
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁(yè)數(shù)： 1/128頁(yè)
文件大小： 1262K
代理商： GCIXF1002EC
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Intel
IXF1002 Dual Port Gigabit
Ethernet Controller
Datasheet
Product Features
The Intel
IXF1002 Dual Port Gigabit Ethernet Media Access Controller
(MAC), provides two independent 1000 Mb/s intelligent, high-performance
Media Access Control (MAC) ports. It includes Gigabit Physical Coding
Sublayer (GPCS) interface network management support and is optimized for
switch applications.
I
Integration
—
Offers two independent Ethernet 1000 Mb/s
MAC ports
—
Includes GPCS functions for 1000BASE-X
connections
—
Handles SNMP and RMON counters
I
IX Bus
—
Supports up to 5.12 Gbps memory bus
bandwidth
—
Variable bus speed of 33 MHz to 80 MHz
—
64-bit bus with three modes of operation:
Full
—
64 bits for transmit or receive
Split
—
32 low bits for receive, and 32 high
bits for transmit
Narrow
—
32 bits for transmit or receive
—
Independent 2 Kbyte transmit FIFO and 4
Kbyte receive FIFO for each port
—
Supports little or big endian byte ordering
—
Supports receive packet fragmentation on byte
boundaries (replay feature)
—
Programmable transmit and receive bus
thresholds
—
Enables optional appending of packet status
I
Performance
—
Packet transfers are completed prior to
servicing CPU interrupt requests
—
Enables early address filtering ability, with
packet header preprocessing
—
IEEE P802.1Q Virtual Bridged Local Area
Network (VLAN) tag append, strip and
replace function on chip, during packet
transmission
—
Offers ignore or stop transmission options
following packet transmission errors
—
Provides programmable automatic discard of
badly received packets such as cyclic
redundancy (CRC) errors and too long packets
—
Informs the system in case bad packets start to
appear on the FIFO bus
—
Allows interpacket gap (IPG) programming
I
Serial
—
Enables independent mode of operation in
each port
—
Supports IEEE 802.3x standard flow-control
functionality
—
Interfaces standard GPCS connections (10b
interface)
—
Interfaces standard GMII connections
—
Supports 1000BASE-SX, 1000BASE-LX,
1000BASE-CX, and 1000BASE-T
connections
—
Provides programmable CRC generation and
removal
—
Supports Auto-Negotiation link protocol for
1000BASE-X
—
Implements only full-duplex operation
—
Complies with IEEE 802.3z standard
—
Supports large packets of up to 64 Kbytes
I
CPU Interface
—
Supports fully programmable independent
ports through a dedicated generic CPU port
—
Supports interrupt programming
—
Provides an 8- or 16-bit bus for register access
I
Device
—
CPU and FIFO interfaces are compatible with
the IXF440 Multiport 10/100 Mbps Ethernet
Controller and the IXP1200 Network
Processor.
—
Includes internal and external loopback
capabilities
—
Provides software reset support
—
Supports JTAG boundary scan
—
Implemented in a low-power 3.3 V and 5 V
tolerant CMOS device
—
304-ESBGA package.
Order Number: 278310-008
June, 2002
Notice:
This document contains preliminary information on new products in production. The
specifications are subject to change without notice. Verify with your local Intel sales office that
you have the latest datasheet before finalizing a design.
相關(guān)PDF資料
PDF描述
GCIXF1002ED Controller Miscellaneous - Datasheet Reference
GCIXF1002EDT Controller Miscellaneous - Datasheet Reference
GCIXF440AC Controller Miscellaneous - Datasheet Reference
GCIXF440ACT Controller Miscellaneous - Datasheet Reference
GCIXP1250-166 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXF1002ED 功能描述:IC 2PORT GIGBIT ETHNT MAC 304BGA RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
GCIXF1002EDT 制造商:Intel 功能描述:Ethernet CTLR Single Chip 1000Mbps 3.3V 304-Pin ESBGA
GCIXF1012EC.A3-884560 功能描述:IC ETHERNET MAC 12PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND
GCIXF1012ECA3 制造商:Cortina Systems Inc 功能描述: 制造商:Intel 功能描述:
GCIXF1024EC.A3-884561 功能描述:IC ETHERNET MAC 24PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*