參數(shù)資料
型號： EVAL-ADAU1701MINIZ
廠商： Analog Devices Inc
文件頁數(shù)： 10/53頁
文件大小： 0K
描述： BOARD EVAL SIGMADSP AUD ADAU1701
標(biāo)準包裝： 1
系列： SigmaDSP®
類型： DSP：音頻
適用于相關(guān)產(chǎn)品： ADAU1701
所含物品： 板，線纜
產(chǎn)品目錄頁面： 776 (CN2011-ZH PDF)
相關(guān)產(chǎn)品： ADAU1701JSTZ-RL-ND - IC AUDIO PROC 2ADC/4DAC 48-LQFP
ADAU1701JSTZ-ND - IC AUDIO PROC 2ADC/4DAC 48-LQFP
其它名稱： ADAU1701MINIBZ
ADAU1701MINIBZ-ND
ADAU1701MINIZ
ADAU1701MINIZ-ND
ADAU1701
Rev. B | Page 17 of 52
INITIALIZATION
This section details the procedure for properly setting up the
ADAU1701. The following five-step sequence provides an
overview of how to initialize the IC:
1.
Apply power to ADAU1701.
2.
Wait for PLL to lock.
3.
Load SigmaDSP program and parameters.
4.
Set up registers (including multipurpose pins and digital
interfaces).
5.
Turn off the default muting of the converters, clear the
data registers, and initialize the DAC setup register (see
the Control Registers Setup section for specific settings).
To only test analog audio pass-through (ADCs to DACs), skip
Step 3 and Step 4 and use the default internal program.
POWER-UP SEQUENCE
The ADAU1701 has a built-in power-up sequence that
initializes the contents of all internal RAMs on power-up or
when the device is brought out of a reset. On the positive edge
of RESET, the contents of the internal program boot ROM are
copied to the internal program RAM memory, the parameter
RAM is filled with values (all 0s) from its associated boot ROM,
and all registers are initialized to 0s. The default boot ROM
program copies audio from the inputs to the outputs without
processing it (see
). In this program, serial digital
Input 0 and Input 1 are output on DAC0 and DAC1 and serial
digital Output 0 and Output 1. ADC0 and ADC1 are output on
DAC2 and DAC3. The data memories are also zeroed at power-
up. New values should not be written to the control port until
the initialization is complete.
Table 11. Power-Up Time
MCLKI Input
Init.
Time
Max Program/
Parameter/Register
Boot Time (I2C)
Total
3.072 MHz (64 × fS)
85 ms
175 ms
260 ms
11.289 MHz (256 × fS)
23 ms
175 ms
198 ms
12.288 MHz (256 × fS)
21 ms
175 ms
196 ms
18.432 MHz (384 × fS)
16 ms
175 ms
191 ms
24.576 MHz (512 × fS)
11 ms
175 ms
186 ms
The PLL start-up time lasts for 218 cycles of the clock on the
MCLKI pin. This time ranges from 10.7 ms for a 24.576 MHz
(512 × fS) input clock to 85.3 ms for a 3.072 MHz (64 × fS) input
clock and is measured from the rising edge of RESET. Following
the PLL startup, the duration of the ADAU1701 boot cycle is about
42 μs for a fS of 48 kHz. The user should avoid writing to or reading
from the ADAU1701 during this start-up time. For an MCLK input
of 12.288 MHz, the full initialization sequence (PLL startup plus
boot cycle) is approximately 21 ms. As the device comes out of a
reset, the clock mode is immediately set by the PLL_MODE0 and
PLL_MODE1 pins. The reset is synchronized to the falling edge
of the internal clock.
Table 11 lists typical times to boot the ADAU1701 into an
operational state of an application, assuming a 400 kHz I2C
clock loading a full program, parameter set, and all registers
(about 8.5 kB). In reality, most applications do not fill the RAMs
and therefore boot time (Column 3 of Table 11) is less.
CONTROL REGISTERS SETUP
The following registers must be set as described in this section
to initialize the ADAU1701. These settings are the basic minimum
settings needed to operate the IC with an analog input/output of
48 kHz. More registers may need to be set, depending on the
application. See the RAMs and Registers section for additional
settings.
DSP Core Control Register (Address 2076)
Set Bits[4:2] (ADM, DAM, and CR) each to 1.
DAC Setup Register (Address 2087)
Set Bits[0:1] (DS[1:0]) to 01.
RECOMMENDED PROGRAM/PARAMETER
LOADING PROCEDURE
When writing large amounts of data to the program or para-
meter RAM in direct write mode, the processor core should
be disabled to prevent unpleasant noises from appearing in
the audio output.
1.
Set Bit 3 and Bit 4 (active low) of the core control register
to 1 to mute the ADCs and DACs. This begins a volume
ramp-down.
2.
Set Bit 2 (active low) of the core control register to 1. This
zeroes the SigmaDSP accumulators, the data output registers,
and the data input registers.
3.
Fill the program RAM using burst mode writes.
4.
Fill the parameter RAM using burst mode writes.
5.
Deassert Bit 2 to Bit 4 of the core control register.
ADC0
DAC1
DAC0
DAC2
DAC3
ADC1
SDATA_IN0
SDATA_OUT0
06
41
2-
0
13
Figure 13. Default Program Signal Flow
POWER REDUCTION MODES
Sections of the ADAU1701 chip can be turned on and off as
needed to reduce power consumption. These include the ADCs,
DACs, and voltage reference.
The individual analog sections can be turned off by writing to
the auxiliary ADC and power control register. By default, the
ADCs, DACs, and reference are enabled (all bits set to 0). Each
of these can be turned off by writing a 1 to the appropriate bits
相關(guān)PDF資料
PDF描述
RBA15DTMI CONN EDGECARD 30POS R/A .125 SLD
V300C24C75BF2 CONVERTER MOD DC/DC 24V 75W
BQ2057DGKRG4 IC LI-ION LDO CHRG MGMT 8-MSOP
AIUR-06-821K INDUCTOR POWER 820UH 10% T/H
RBA15DTBI CONN EDGECARD 30POS R/A .125 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADAU1701MINIZ 制造商:Analog Devices 功能描述:ADAU1701MINIZ EvaluationBoard
EVAL-ADAU1702EB 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-56-Bit Audio Processor with Two ADCs and Four DACs
EVAL-ADAU1702EBZ 制造商:Analog Devices 功能描述:EVALBRD SIGMADSP28/56-B AUDIOPR2ADC/4DAC - Bulk
EVAL-ADAU1761Z 功能描述:BOARD EVAL FOR ADAU1761 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標(biāo)準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
EVAL-ADAU1781Z 功能描述:BOARD EVAL FOR ADAU1781 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標(biāo)準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*