
AD7152/AD7153
Rev. 0 | Page 3 of 24
SPECIFICATIONS
VDD = 2.7 V to 3.6 V; GND = 0 V; 40°C to +85°C, unless otherwise noted.
Table 1.
Parameter
Min
Typ
Max
Test Conditions/Comments
CAPACITIVE INPUT
Capacitive Input Ranges
±2
pF
Differential mode
±1
pF
±0.5
pF
±0.25
pF
4
pF
Single-ended mode
2
pF
1
pF
0.5
pF
Gain Matching Between Ranges
±3
% of FS
Integral Nonlinearity (IN
L)2±0.05
% of FS
12
Bits
10
Bits
25°C, VDD = 3.3 V, 4 pF range
12
Bits
25°C, VDD = 3.3 V, 4 pF range
±20
fF
25°C, VDD = 3.3 V, after system offset
calibration, ±2 pF range
System Offset Calibration Rang
e5, 640
% of FSR
Offset Deviation over Tempera
ture21
5
fF
Single-ended mode, CIN and EXC
0.3
1
fF
Differential mode, CIN and EXC
pins disconnected
0.5
% of FSR
25°C, VDD = 3.3 V
Gain Deviation over Temperatu
re20.3
0.4
% of FSR
Allowed Capacitance, CIN to
GND250
pF
Allowed Resistance, CIN to
GND210
MΩ
Allowed Serial Resistan
ce220
kΩ
Power Supply Rejection DC
2
fF/V
70
dB
50 Hz ± 1 Hz, conversion time = 60 ms
70
dB
60 Hz ± 1 Hz, conversion time = 50 ms
Channel-to-Channel Isolat
ion270
dB
AD7152 only
CAPDAC
Full Range
5
6.25
pF
200
fF
5-bit CAPDAC
Differential Nonlinearity
(DNL)20.25
LSB
Offset Deviation over Tempera
ture20.3
% of CAPDAC FSR
Single-ended mode
EXCITATION
Frequency
30.9
32
32.8
kHz
Voltage
±VDD/2
V
Allowed Capacitance, EXC to GN
D2300
pF
SERIAL INTERFACE LOGIC INPUTS (SCL, SDA)
Input High Voltage, VIH
1.5
V
Input Low Voltage, VIL
0.8
V
Input Leakage Current (SCL)
±0.1
±5
μA
OPEN-DRAIN OUTPUT (SDA)
Output Low Voltage, VOL
0.4
V
ISINK =
6.0 mA
Output High Leakage Current, IOH
0.1
5
μA
VOUT = VDD
POWER SUPPLY MONITOR
Threshold Voltage, VDD
2.45
2.65
V