- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362799 > EVAL-AD1953EB (Analog Devices, Inc.) 16-bit fixed point DSP with Flash PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD1953EB |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 16-bit fixed point DSP with Flash |
| 中文描述： | 具有閃存的 16 位定點 DSP |
| 文件頁數(shù)： | 27/36頁 |
| 文件大?。?/td> | 750K |
| 代理商： | EVAL-AD1953EB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
REV. 0
AD1953
–27–
Table XVI. Data Capture Register Write Format
Byte 0
Byte 1
Byte 2
00000, ProgCount[8:6]
1
Byte 3
ProgCount[5:0], RegSel[1:0]
1, 2
00000, R/Wb, Adr[9:8]
Adr[7:0]
NOTES
1. ProgCount[8:0] = value of program counter where trap occurs (see Table XXI).
2. RegSel[1:0] selects one of four registers (see Data Capture Register section).
Table XVII. Data_Capture_Serial Out Register (Address and Register Select) Write Format
Byte 0
Byte 1
Byte 2
00000, ProgCount[8:6]
1
Byte 3
ProgCount[5:0], RegSel[1:0]
1, 2
00000, R/Wb, Adr[9:8]
Adr[7:0]
NOTES
1. ProgCount[8:0] = value of program counter where trap occurs (see Table XXI).
2. RegSel[1:0] selects one of four registers (see Data Capture Registers section).
Table XVIII. Data Capture Read Format
Byte 0
Byte 1
Byte 2
Byte 3
Byte 4
Byte 5
00000, R/Wb, Adr[9:8]
Adr[7:0]
00000000
Data[23:16]
Data[15:8]
Data[7:0]
Table XIX. Safeload Register Write Format
Byte 0
Byte 1
Byte 2
Byte 3
Byte 4
Byte 5
00000, R/Wb, Adr[9:8]
Adr[7:0]
ParamAdr[7:0]
00, Param[21:16]
Param[15:8]
Param[7:0]
INITIALIZATION
Power-Up Sequence
The AD1953 has a built-in power-up sequence that initializes
the contents of all internal RAMs. During this time, the contents
of the internal program boot ROM are copied to the internal
program RAM, and likewise the SPI parameter RAM is filled
with values from its associated boot ROM. The data memories
are also cleared during this time.
The boot sequence lasts for 1024 MCLK cycles and starts on
the rising edge of the RESETB pin. Since the boot sequence
requires a stable master clock, the user should avoid writing to
or reading from the SPI registers during this period of time.
Note that the default power-on state of the internal clock mode
circuitry is 512
×
f
S
, or about 24 MHz for normal audio sample
rates. This mode bypasses all the internal clock doublers and
allows the external master clock to directly operate the DSP
core. If the external master clock is 256
×
f
S
, the boot sequence will
operate at this reduced clock rate and take slightly longer to
complete. After the boot sequence has finished, the clock modes
may be set via the SPI port. For example, if the external master
clock frequency is 256
×
f
S
clock, the boot sequence would
take 1024 256
×
f
S
clock cycles to complete, after which an
SPI write could occur to put the AD1953 in 256
×
f
S
mode.
The default state of the MCLK input selector is MCLK0. Since
this input selector is controlled using the SPI port, and the SPI
port cannot be written to until the boot sequence is complete,
there must be a stable master clock signal present on the MCLK0
pin at startup.
Setting the Clock Mode
The AD1953 contains a clock doubler circuit that is used to
generate an internal 512
×
f
S
clock when the external clock is
256
×
f
S
. The clock mode is set by writing to Bit <2> of Control
Register 2.
When the clock mode is changed, it is possible that a glitch will
occur on the internal MCLK signal. This may cause the proces-
sor to inadvertently write an incorrect value into the data RAM,
which could cause an audio pop or click sound. To prevent this,
it is recommended that the following procedure be followed:
1.Assert the soft power-down bit (Bit <6> in Control Register 1)
to stop the internal MCLK.
2.Write the desired clock mode into Bit <2> of Control Register 2.
3.Wait at least 1 ms while the clock doublers settle.
4.Deassert the soft power-down bit.
An alternative procedure is to initiate a soft shutdown of the
processor core by writing a 1 to the halt program bit in Control
Register 1. This initiates a volume ramp-down sequence followed
by a shutdown of the DSP core. Once the core is shut down
(which can be verified by reading Bit <1> from Control Register 1,
or by waiting at least 20 ms), the new clock mode can be
programmed by writing to Bit <2> of Control Register 2. The
DSP core can then be restarted by clearing the halt program bit
in Control Register 1.
相關PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD1958EB | PLL/Multibit DAC |
| EVAL-AD1959EB | PLL/Multibit DAC |
| EVAL-AD1974EB | 4 ADC with PLL, 192 kHz, 24-Bit Codec |
| EVAl-AD1974EBZ | 4 ADC with PLL, 192 kHz, 24-Bit Codec |
| EVAL-AD1990EB | Audio Switching Amplifier |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD1953EBZ | 制造商:Analog Devices 功能描述:EVAL BRD FOR 3 CH 24 BIT SIG-PROCESS DAC - Bulk |
| EVAL-AD1954EB | 制造商:Rochester Electronics LLC 功能描述:EVAL BRD FOR 3 CH 24 BIT SIG-PROCESS DAC - Bulk 制造商:Analog Devices 功能描述: |
| EVAL-AD1955EB | 制造商:Analog Devices 功能描述:Evaluation Board For AD1955 制造商:Analog Devices 功能描述:EVAL BOARD FOR 24 BIT 192KHZ DAC 120 DB - Bulk 制造商:Rochester Electronics LLC 功能描述:EVAL BOARD FOR 24 BIT 192KHZ DAC 120 DB - Bulk |
| EVAL-AD1955EBZ | 功能描述:BOARD EVAL FOR AD1955 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD1955EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD, AD1955 STEREO DIGITAL AUDIO |
發(fā)布緊急采購，3分鐘左右您將得到回復。