參數(shù)資料
型號: EPF10K100BFC256-2DX
英文描述: ASIC
中文描述: 專用集成電路
文件頁數(shù): 72/120頁
文件大?。?/td> 1901K
代理商: EPF10K100BFC256-2DX
Altera Corporation
55
FLEX 10KE Embedded Programmable Logic Family Data Sheet
Figure 28. Synchronous Bidirectional Pin External Timing Model
Tables 24 through 28 describe the FLEX 10KE device internal timing
parameters. Tables 29 through 30 describe the FLEX 10KE external timing
parameters and their symbols. Detailed timing information for these
devices will be released as it is available.
PRN
CLRN
DQ
PRN
CLRN
DQ
PRN
CLRN
DQ
Dedicated
Clock
Bidirectional
Pin
Output Register
tINSUBIDIR
tOUTCOBIDIR
tXZBIDIR
tZXBIDIR
tINHBIDIR
OE Register
Input Register
Table 24. LE Timing Microparameters (Part 1 of 2)
Symbol
Parameter
Condition
tLUT
LUT delay for data-in
tCLUT
LUT delay for carry-in
tRLUT
LUT delay for LE register feedback
tPACKED
Data-in to packed register delay
tEN
LE register enable delay
tCICO
Carry-in to carry-out delay
tCGEN
Data-in to carry-out delay
tCGENR
LE register feedback to carry-out delay
tCASC
Cascade-in to cascade-out delay
tC
LE register control signal delay
tCO
LE register clock-to-output delay
tCOMB
Combinatorial delay
tSU
LE register setup time for data and enable signals before clock; LE register
recovery time after asynchronous clear, preset, or load
tH
LE register hold time for data and enable signals after clock
tPRE
LE register preset delay
相關(guān)PDF資料
PDF描述
EPF10K100BFC256-3DX ASIC
EPF10K100BFI256-1DX ASIC
EPF10K100BFI256-2DX ASIC
EPF10K100BFI256-3DX ASIC
EPF10K100BQC208-1DX ASIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF10K100BFC256-3DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100BFI256-1DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100BFI256-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100BFI256-3DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100BQC208-1 制造商:Rochester Electronics LLC 功能描述:- Bulk