Serial Host Interface (SHI) I2C Protocol Timing DSP56367 Technical Data, Rev. 2." />
參數(shù)資料
型號(hào): DSPB56367AG150
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 66/100頁(yè)
文件大?。?/td> 0K
描述: IC DSP 24BIT 150MHZ 144-LQFP
標(biāo)準(zhǔn)包裝: 60
系列: DSP56K/Symphony
類型: 音頻處理器
接口: 主機(jī)接口,I²C,SAI,SPI
時(shí)鐘速率: 150MHz
非易失內(nèi)存: ROM(240 kB)
芯片上RAM: 69kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.80V
工作溫度: -40°C ~ 95°C
安裝類型: 表面貼裝
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-LQFP(20x20)
包裝: 托盤
Serial Host Interface (SHI) I2C Protocol Timing
DSP56367 Technical Data, Rev. 2.1
3-44
Freescale Semiconductor
3.13.1
Programming the Serial Clock
The programmed serial clock cycle, TI2CCP, is specified by the value of the HDM[7:0] and HRS bits of the
HCKR (SHI clock control register).
The expression for TI2CCP is
where
HRS is the prescaler rate select bit. When HRS is cleared, the fixed divide-by-eight prescaler is
operational. When HRS is set, the prescaler is bypassed.
HDM[7:0] are the divider modulus select bits. A divide ratio from 1 to 256
(HDM[7:0] = $00 to $FF) may be selected.
In I2C mode, the user may select a value for the programmed serial clock cycle from
to
The programmed serial clock cycle (TI2CCP), SCL rise time (TR), and the filters selected should be chosen
in order to achieve the desired SCL serial clock cycle (TSCL), as shown in Table 3-18.
EXAMPLE:
For DSP clock frequency of 100 MHz (i.e. TC = 10ns), operating in a standard mode I
2C environment
(FSCL = 100 kHz (i.e. TSCL = 10s), TR = 1000ns), with wide filters enabled:
Choosing HRS = 0 gives
Thus the HDM[7:0] value should be programmed to $36 (=54).
The resulting TI2CCP will be:
Table 3-18 SCL Serial Clock Cycle (TSCL) Generated as Master
Filters bypassed
TI2CCP + 2.5 × TC + 45ns + TR
Narrow filters enabled
TI2CCP + 2.5 × TC + 135ns + TR
Wide filters enabled
TI2CCP + 2.5 × TC + 223ns + TR
T
I
2
CCP
T
C
2
×
H
( DM 7 0
:
[] 1 )
7
(
×
1
(
HRS
) 1 )
+
×
+
×
[]
=
6T
C if HDM 7 0
:
[]
02 and HRS
$
1
==
()
×
4096
T
C if HDM 7 0
:
[]
FF and HRS
$
0
==
()
×
T
I
2
CCP
10
s 2.5 10ns
×
223ns
1000ns
8752ns
=
=
HDM 7 0
:
[]
8752ns
() 2
(
10ns
×
8
) 1 53.7
=
×
=
T
I
2
CCP
T
C
2
×
H
( DM 7 0
:
[] 1 )
71
(
×
0
) 1
+
()
×
+
×
[]
=
T
I
2
CCP
10ns
2
×
54
(
1
)
7
(
×
1
(
0
) 1 )
+
×
+
×
[]
=
T
I
2
CCP
10
[ ns 2
×
54
×
8
] 8640ns
=
×
=
相關(guān)PDF資料
PDF描述
DSPB56371AF180 IC DSP 24BIT 180MHZ 80-LQFP
DSPB56374AEC IC DSP 24BIT 150MHZ 52-LQFP
DSPB56720CAG DSP 24BIT AUD 200MHZ 144-LQFP
DSPB56724AG DSP 24BIT AUD 250MHZ 144-LQFP
DSPIC30F2010T-20E/MM IC DSPIC MCU/DSP 12K 28QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSPB56367PV150 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 150Mhz/ 150MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSPB5636AG120 制造商:Freescale Semiconductor 功能描述:
DSPB56371AF150 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 150 MHZ VERSION DSPB371 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSPB56371AF180 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC BLANK ROM VERSION 56371 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSPB56371AF180 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor (DSP) IC