
MOTOROLA
INDEX - 3
INDEX
—A—
A Law
A/D Comb Filter Transfer Function
A/D Converter
. . . . . . . . . . . . . . . . . . . 6-3
A/D Decimation DSP Filter
48
,
. . . . . . . . . . . . . . . . . . . . . 6-56
A/D Section
. . . . . . . . . . . . . . . . . . . . . 6-5
A/D Section DC Gain
A/D Section Frequency Response and DC
Gain
. . . . . . . . . . . . . . . . . . . . 6-12
Address Registers
. . . . . . . . . . . . . . . . 1-9
Analog Low-pass Filter Transfer Function
6-24
Attenuator
. . . . . . . . . . . . . . . . . . . . . . 6-4
. . . . . . . . . . . . . . . . . . . . . . . . 8-17
. . 6-12
. 6-32
,
6-40
,
6-
. . . . . . . . . . . . 6-12
—B—
Bias Current Generator
Bit Field Manipulation Instructions
Bootstrap Control Logic
Bootstrap Example, Host
Bootstrap Example, Low Cost
Bootstrap Firmware Program
Bootstrap from the External P Memory
Bootstrap from the Parallel Host Interface
17
Bootstrap from the SSI0
Bootstrap Memory
. . . . . . . . . . . . . . . . 3-4
Bootstrap Mode
. . . . . . . . . . . . . . . . . . 3-6
Bootstrap Program
. . . . . . . . . . . . . . . 3-7
Bootstrap Program Listing
Bootstrap ROM
. . . . . . . . . . . . . . . 3-6
. . . . . . . . . . . . 6-3
. . . .34
. . . . . . . . 3-7
. . . . . . . . . . .21
. . . . . . . .21
. . . . . . . .14
,
13
.15
Freescale Semiconductor, Inc.
. . . . . . . . . . . .16
. . . . . . . . . .15
,
13
Bus Control Register
Bus Control Register (BCR)
. . . . . . . . . . 4-3
. . . . . . . . . 42
,
4-4
—C—
CCITT
CCR
Clock Synthesis Control Register (PLCR)
9-7
COCR Audio Level Control Bits (VC3-VC0)
. . . . . . . . . . . . . . . . . . . . . . . . . 6-7
COCR Codec Enable Bit (COE)
COCR Codec Interrupt Enable Bit (COIE)
6-9
COCR Codec Ratio Select Bits (CRS1-0)
6-8
COCR Input Select Bit (INS)
COCR Microphone Gain Select Bits
(MGS1-0)
. . . . . . . . . . . . . . . . . 6-8
COCR Mute Bit (MUT)
Codec
. . . . . . . . . . . . . . . . . . . . . . . . . 6-3
Codec Control Register (COCR)
49
Codec DC Constant for 105 Decimation/in-
terpolation Ratio
Codec DC Constant for 125 Decimation/in-
terpolation Ratio
Codec DC Constant for 81 Decimation/in-
terpolation Ratio
Codec Master Clock
. . . . . . . . . . . . . . 6-3
Codec Receive Data Register
. . . . . . . . . . . . . . . . . . . . . . . . 8-17
. . . . . . . . . . . . . . . . . . . . . . . . . 1-21
. . . . . 6-9
. . . . . . . 6-9
. . . . . . . . . . . . 6-8
.6-6
,
6-7
,
. . . . . . . . . . 6-47
. . . . . . 6-31
,
6-39
. . . . . . . . . . 6-55
. . . . . . 6-6
F
For More Information On This Product,
Go to: www.freescale.com
n
.