
A - 2
DSP96002 USER’S MANUAL
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
A.3
The CCR contains the condition code bits Carry (C), Overflow (V), Zero (Z), Negative (N), Infinity (I), Local
Reject (LR), Reject (–R), and Accept (A).
CONDITION CODE COMPUTATION
The C, V, Z, N, I, LR, –R, and A bits are true condition code bits that reflect the condition of the result of a
Data ALU operation. The C, V, Z and N bits are also affected by Address Generation Unit calculations
during MOVETA instruction execution. The CCR bits are not affected by data transfers over the X, Y or
global data buses.
The
standard definition
of the CCR bits is given below. Exceptions to these are given in Figure A-4.
C(Carry)
Set if a carry is generated in an integer addition. Also set if a borrow is generated in an
integer subtraction. The carry or borrow is generated out of the most significant bit
(MSB) of the result. The carry bit is also modified by bit manipulation, rotate, and shift
integer instructions as well as by the Address Generation Unit operation when execut-
ing MOVETA instructions. Cleared otherwise. The carry bit is not affected by floating-
point instructions. The C bit is cleared during processor reset.
V(Overflow)
Set if an arithmetic overflow occurs in a fixed point operation. This indicates that the
result is not representable in the destination size. The V bit is not affected by floating-
point operations unless they have a fixed point result. The overflow bit is also modified
Register Direct
–
–
–
–
Address Register Indirect
100
011
010
001
000
101
111
–
PC Relative
–
–
–
Special
110
110
–
–
–
–
–
Data or Control Register
Address Register
Address Offset Register
Address Modifier Register
–
–
–
–
X
X
X
X
Note 1
Rn
Nn
Mn
No Update
Postincrement by 1
Postdecrement by 1
Postincrement by Offset Nn
Postdecrement by Offset Nn
Indexed by Offset Nn
Predecrement by 1
Long Displacement
Rn
Rn
Rn
Rn
Rn
Rn
Rn
Rn
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
(Rn)
(Rn)+
(Rn)-
(Rn)+Nn
(Rn)- Nn
(Rn+Nn)
-(Rn)
(Rn+displacement)
Long Displacement
Short Displacement
Address Register
–
–
Rn
(PC+displacement)
(PC+xx)
(PC+Rn)
Immediate Data
Absolute Address
Absolute Short Address
I/O Short Address
Immediate Short Data
Short Jump Address
Implicit
100
000
–
–
–
–
–
X
X
#Data
label
aa
pp
#xx
xx
X
X
X
X
X
Note 1: Refer to Figure A-6 for the assembler syntax.
Figure A-1. Addressing Mode Summary
Addressing
Categories
U
P
Mode
Reg
Assembler
Syntax
Addressing Mode
M
A
F
Freescale Semiconductor, Inc.
n
.