![](http://datasheet.mmic.net.cn/330000/DSP56F827E_datasheet_16391680/DSP56F827E_18.png)
56F827 Technical Data, Rev. 12
18
Freescale Semiconductor
PCS2
84
Input/Output
Programmable Chip Select
- PCS 2-7 is asserted low for external peripheral
chip select.
PCS3
85
Input/Output
PCS4
86
Input/Output
PCS5
87
Input/Output
PCS6
88
Input/Output
PCS7
89
Input/Output
ANA0
70
Input
ANA0
–
9
—Analog inputs to ADC
ANA1
71
Input
ANA2
72
Input
ANA3
73
Input
ANA4
74
Input
ANA5
75
Input
ANA6
76
Input
ANA7
77
Input
ANA8
78
Input
ANA9
79
Input
V
REFN
66
Input
ADC Reference
—This pin is connected to the negative side of the ADC input
range. This pin requires a 0.1
μ
F ceramic capacitor to V
SSA
and a start-up time
of 25ms, prior to beginning conversions.
V
REFP
65
Input
ADC Reference
—This pin is connected to the positive side of the ADC input
range. This pin requires a 0.1
μ
F ceramic capacitor to V
SSA
and a start-up time
of 25ms, prior to beginning conversions.
V
REFMID
68
Input
ADC Reference
—This pin isconnected to the center of the ADC input range.
This pin requires a 0.1
μ
F ceramic capacitor to V
SSA
and a start-up time of
25ms, prior to beginning conversions.
V
REFLO
64
Input
ADC Reference
—These pins are Negative Reference for ADC and are
generally connected to a V
SSA
.
V
REFHI
67
Input
ADC Reference
—These pins are Positive Reference for ADC and are
generally connected to a 3.3V Analog (V
DDA_ADC)
supply.
IRQA
40
Input
(Schmitt)
External Interrupt Request A
—The IRQA input is a synchronized external
interrupt request that indicates that an external device is requesting service. It
can be programmed to be level-sensitive or negative-edge-triggered. If
level-sensitive triggering is selected, an external pull-up resistor is required for
wired-OR operation.
If the processor is in the Stop state and IRQA is asserted, the processor will
exit the Stop state.
Table 2-2 56F827 Signal and Package Information for the 128 Pin LQFP (Continued)
Signal Name
Pin No.
Type
Description