參數(shù)資料
型號(hào): DSP56858VF120
廠商: 飛思卡爾半導(dǎo)體(中國(guó))有限公司
英文描述: 16-bit Digital Signal Controllers
中文描述: 16位數(shù)字信號(hào)控制器
文件頁數(shù): 14/64頁
文件大?。?/td> 956K
代理商: DSP56858VF120
56858 Technical Data, Rev. 6
14
Freescale Semiconductor
HD6
GPIOB6
K5
43
Input
Input/Output
Host Address (HD6)—
This input provides data selection for HI
registers.
This pin is disconnected internally during reset.
Port B GPIO (6)
—This pin is a General Purpose I/O (GPIO) pin when
not configured for host port usage.
HD7
GPIOB7
H5
44
Input
Input/Output
Host Address (HD7)—
This input provides data selection for HI
registers.
This pin is disconnected internally during reset.
Port B GPIO (7)
—This pin is a General Purpose I/O (GPIO) pin when
not configured for host port usage.
HA0
GPIOB8
G10
90
Input
Input/Output
Host Address (HA0)
—These inputs provide the address selection for
HI registers.
These pins are disconnected internally during reset.
Port B GPIO (8)
—These pins are General Purpose I/O (GPIO) pins
when not configured for host port usage.
HA1
GPIOB9
G11
91
Input
Input/Output
Host Address (HA0)
—These inputs provide the address selection for
HI registers.
These pins are disconnected internally during reset.
Port B GPIO (9)
—These pins are General Purpose I/O (GPIO) pins
when not configured for host port usage.
HA2
GPIOB10
G9
92
Input
Input/Output
Host Address (HA0)
—These inputs provide the address selection for
HI registers.
These pins are disconnected internally during reset.
Port B GPIO (10)
—These pins are General Purpose I/O (GPIO) pins
when not configured for host port usage.
HRWB
HRD
GPIOB11
G8
93
Input
Input
Input/Output
Host Read/Write (HRWB)
—When the HI08 is programmed to
interface to a single-data-strobe host bus and the HI function is
selected, this signal is the Read/Write input.
These pins are disconnected internally during reset.
Host Read Data (HRD)
—This signal is the Read Data input when the
HI08 is programmed to interface to a double-data-strobe host bus and
the HI function is selected.
Port B GPIO (11)
—This pin is a General Purpose I/O (GPIO) pin
when not configured for host port usage.
Table 3-1 56858 Signal and Package Information for the 144-pin LQFP and MAPBGA
Signal
Name
BGA
Pin No.
LQFP
Pin No.
Type
Description
相關(guān)PDF資料
PDF描述
DSP5685XEVMUM Feature Phone Software Application Product Brief
DSP5685XUM Feature Phone Software Application Product Brief
DSP56F800ERM Feature Phone Software Application Product Brief
DSP56F801FA60E 16-bit Digital Signal Controllers
DSP56F801FA80E 16-bit Digital Signal Controllers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP5685XEVMUM 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Feature Phone Software Application Product Brief
DSP5685XSFPPB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Feature Phone Software Application
DSP5685XUM 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
DSP5685XUMAD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP5685XUMAD Rev 2.0 Addendum
DSP56ADC16D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 16-Bit