- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377001 > DSP56858VF120 (飛思卡爾半導(dǎo)體(中國(guó))有限公司) 16-bit Digital Signal Controllers PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP56858VF120 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 英文描述： | 16-bit Digital Signal Controllers |
| 中文描述： | 16位數(shù)字信號(hào)控制器 |
| 文件頁(yè)數(shù)： | 13/64頁(yè) |
| 文件大?。?/td> | 956K |
| 代理商： | DSP56858VF120 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)
Introduction
56858 Technical Data, Rev. 6
Freescale Semiconductor
13
HD0
GPIOB0
J3
33
Input
Input/Output
Host Address (HD0)—
This input provides data selection for HI
registers.
This pin is disconnected internally during reset.
Port B GPIO (0)
—This pin is a General Purpose I/O (GPIO) pin when
not configured for host port usage.
HD1
GPIOB1
K2
34
Input
Input/Output
Host Address (HD1)—
This input provides data selection for HI
registers.
This pin is disconnected internally during reset.
Port B GPIO (1)
—This pin is a General Purpose I/O (GPIO) pin when
not configured for host port usage.
HD2
GPIOB2
L2
35
Input
Input/Output
Host Address (HD2)—
This input provides data selection for HI
registers.
This pin is disconnected internally during reset.
Port B GPIO (2)
—This pin is a General Purpose I/O (GPIO) pin when
not configured for host port usage.
HD3
GPIOB3
J4
40
Input
Input/Output
Host Address (HD3)—
This input provides data selection for HI
registers.
This pin is disconnected internally during reset.
Port B GPIO (3)
—This pin is a General Purpose I/O (GPIO) pin when
not configured for host port usage.
HD4
GPIOB4
L4
41
Input
Input/Output
Host Address (HD4)—
This input provides data selection for HI
registers.
This pin is disconnected internally during reset.
Port B GPIO (4)
—This pin is a General Purpose I/O (GPIO) pin when
not configured for host port usage.
HD5
GPIOB5
J5
42
Input
Input/Output
Host Address (HD5)—
This input provides data selection for HI
registers.
This pin is disconnected internally during reset.
Port B GPIO (5)
—This pin is a General Purpose I/O (GPIO) pin when
not configured for host port usage.
Table 3-1 56858 Signal and Package Information for the 144-pin LQFP and MAPBGA
Signal
Name
BGA
Pin No.
LQFP
Pin No.
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP5685XEVMUM | Feature Phone Software Application Product Brief |
| DSP5685XUM | Feature Phone Software Application Product Brief |
| DSP56F800ERM | Feature Phone Software Application Product Brief |
| DSP56F801FA60E | 16-bit Digital Signal Controllers |
| DSP56F801FA80E | 16-bit Digital Signal Controllers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP5685XEVMUM | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Feature Phone Software Application Product Brief |
| DSP5685XSFPPB | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Feature Phone Software Application |
| DSP5685XUM | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
| DSP5685XUMAD | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DSP5685XUMAD Rev 2.0 Addendum |
| DSP56ADC16D | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Analog-to-Digital Converter， 16-Bit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。