參數(shù)資料
型號: DS3134
廠商: DALLAS SEMICONDUCTOR
元件分類: Digital Transmission Controller
英文描述: DATACOM, FRAMER, PBGA256
封裝: 27 X 27 MM, PLASTIC, BGA-256
文件頁數(shù): 180/203頁
文件大小: 777K
代理商: DS3134
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁當前第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁
DS3134
78 of 203
SECTION 6: HDLC
6.1 GENERAL DESCRIPTION
The DS3134 contains two different types of HDLC controllers. Each port has a Slow HDLC Engine (type
#1) associated with it that can operate in either a channelized mode up to 8.192 Mbps or an unchannelized
mode at rates up to 10 Mbps. Ports 0 and 1 also have associated with them, an additional Fast HDLC
Engine (type #2) that is capable of operating in only an unchannelized fashion up to 52 Mbps. Via the
Layer One registers (see Section 5.2), the Host will determine which type of HDLC controller will be
used on a Port and if the HDLC controller is to be operated in either a channelized or unchannelized
mode. If the HDLC controller is to be operated in the channelized mode, then the Layer One registers
(see Section 5.3) will also determine which HDLC channels are associated with which DS0 channels. If
the Fast HDLC Engine is enabled on Port 0, then HDLC Channel 1 is assigned to it and likewise HDLC
Channel 2 will be assigned to the Fast HDLC Engine on Port 1 if it is enabled.
The HDLC controllers are capable of handling all the normal real-time tasks required. Table 6.1B lists all
of the functions supported by the Receive HDLC and Table 6.1C lists all of the functions supported by the
Transmit HDLC. Each of the 256 HDLC channels within Chateau are configured by the Host via the
Receive HDLC Channel Definition (RHCD) and Transmit Channel Definition (THCD) registers. There
is a separate RHCD and THCD register for each HDLC channel. The Host can access the RHCD and
THCD registers indirectly via the RHCDIS indirect select and THCDIS indirect select registers. See
Section 6.2 for details.
On the receive side, when the HDLC Block is processing a packet, one of the outcomes shown in
Table 6.1A will occur. For each packet, one of these outcomes will be reported in the Receive Done
Queue Descriptor (see Section 8.1.4 for details).
On the transmit side, when the HDLC Block is
processing a packet, an error in the PCI Block (parity or target abort) or transmit FIFO underflow will
cause the HDLC Block to send an Abort sequence (8 ones in a row) followed continuously by the selected
Interfill (either 7Eh or FFh) until the HDLC channel is reset by the transmit DMA Block (see Section
8.2.1 for details). This same sequence of events will occur even if the transmit HDLC channel is being
operated in the transparent mode. In the transparent mode, when the FIFO empties the device will send
either 7Eh or FFh.
Receive HDLC Packet Processing Outcomes Table 6.1A
Outcome
Criteria
EOF / Normal
Packet
Integral number of packets > min. & < max. is received & CRC is okay
EOF / Bad FCS
Integral number of packets > min. & < max. is received & CRC is bad
Abort Detected
Seven or more ones in a row detected
EOF / Too Few
Bytes
Less than 4 or 6 bytes received
Too Many Bytes
Greater than the packet maximum is received (if detection enabled)
EOF / Bad # of Bits
Not an integral number of bytes received
FIFO Overflow
Tried to write a byte into an already full FIFO
相關(guān)PDF資料
PDF描述
DS3150QN DATACOM, PCM TRANSCEIVER, PQCC28
DS3150Q DATACOM, PCM TRANSCEIVER, PQCC28
DS3150TN DATACOM, PCM TRANSCEIVER, PDIP48
DS3150T DATACOM, PCM TRANSCEIVER, PQFP48
DS5000FP-12 8-BIT, 12 MHz, MICROCONTROLLER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS-313PIN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Miscellaneous
DS-313-PIN 功能描述:信號調(diào)節(jié) RoHS:否 制造商:EPCOS 產(chǎn)品:Duplexers 頻率:782 MHz, 751 MHz 頻率范圍: 電壓額定值: 帶寬: 阻抗:50 Ohms 端接類型:SMD/SMT 封裝 / 箱體:2.5 mm x 2 mm 工作溫度范圍:- 30 C to + 85 C 封裝:Reel
DS31400 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter
DS31400DK 功能描述:時鐘和定時器開發(fā)工具 DS31400 Dev Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
DS31400GN 功能描述:計時器和支持產(chǎn)品 Not Available From Mouser RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel