- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376802 > DM9102D (Electronic Theatre Controls, Inc.) SINGLE CHIP FAST ETHEMET NIC CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | DM9102D |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | SINGLE CHIP FAST ETHEMET NIC CONTROLLER |
| 中文描述： | 單晶片快速以太網(wǎng)NIC控制器 |
| 文件頁數(shù)： | 23/70頁 |
| 文件大小： | 2245K |
| 代理商： | DM9102D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
Preliminary datasheet
Version: DM9102D-DS-P02
Jan. 14, 2005
23
31
30
29 28 27
26
25
24
23
22
21 20 19 18
17 16 15 14 13 12
11 10
9 8 7 6 5 4 3
2
1
0
0
0
0
0
Bit
31:0
Name
RDBA
Default
00000000H,
RW
Description
Receive Descriptor Base Address
This register defines base address of receive descriptor-chain. The receive
descriptor- polling command, after CR3 is set, will make DM9102D to fetch the
descriptor at the Base-Address.
This is a working register, so the value of reading is unpredictable.
6.2.5 Transmit Descriptor Base Address (CR4)
31
30
29 28 27
26
25
24
23
22
21 20 19 18
17 16 15 14 13 12 11 10
9 8 7 6 5 4 3
2
1
0
0
0
0
Bit
31:0
Name
TDBA
Default
00000000H,
RW
Description
Transmit Descriptor Base Address
This register defines base address of transmit descriptor-chain. The transmit
descriptor- polling command after CR4 is set to make DM9102D fetch the
descriptor at the Base-Address.
This is a working register, so the value of reading is unpredictable.
6.2.6 Network Status Report Register (CR5)
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Note: Bits [13:0] can be cleared by written 1 to them respectively.
Bit
Name
Default
31:26
Reserved
000000,RO Reserved
25:23
SBEB
000,RO
Description
System Bus Error Bits
These bits are read only and used to indicate the type of system bus fatal error. Valid
only when System Bus Error is set. The mapping bits are shown below
Bit25 Bit24 Bit23 Bus Error Type
0 0 0 Parity error
0 0 1 Master abort
0 1 0 Slave abort
0 1 1 Reserved
1 X X Reserved
Transmit Process State
These bits are read only and used to indicate the state of transmit process
The mapping table is shown below
Bit22 Bit21 Bit20 Process State
0 0 0 Transmit process stopped
0 0 1 Fetch transmit descriptor
0 1 0 Move Setup Frame from the host memory
22:20
TXPS
000,RO
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9102DE | SINGLE CHIP FAST ETHEMET NIC CONTROLLER |
| DM9102 | Single Chip Fast Ethernet NIC controller |
| DM9102A | Single Chip Fast Ethernet NIC controller |
| DM9102AF | Single Chip Fast Ethernet NIC controller |
| DM9102AT | Single Chip Fast Ethernet NIC controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9102DE | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Single Chip Fast Ethernet NIC Controller |
| DM9102DEP | 制造商:DAVICOM 功能描述:IC ENET CNTRL 10/100M PHY 1 制造商:DAVICOM 功能描述:IC ENET CNTRL 10/100M PHY 128LQFP 制造商:DAVICOM 功能描述:IC, ENET CNTRL, 10/100M PHY, 128LQFP 制造商:DAVICOM 功能描述:IC, ENET CNTRL, 10/100M PHY, 128LQFP; Data Rate:100Mbps; Ethernet Type:IEEE 802.3u; Supply Voltage Min:2.375V; Supply Voltage Max:2.625V; Digital IC Case Style:LQFP; No. of Pins:128; Interface Type:PCI; Operating Temperature Min:0C;;RoHS Compliant: Yes |
| DM9102H | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Single Chip Fast Ethernet NIC Controller |
| DM9102HEP | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Single Chip Fast Ethernet NIC Controller |
| DM9103 | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100 Mbps 3-port Ethernet Switch Controller with PCI Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。