- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376551 > D950-CORE (意法半導體) 16-Bit Fixed Point Digital Signal Processor DSP Core PDF資料下載
參數(shù)資料
| 型號： | D950-CORE |
| 廠商： | 意法半導體 |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 16-Bit Fixed Point Digital Signal Processor DSP Core |
| 中文描述： | 16位定點數(shù)字信號處理器DSP核 |
| 文件頁數(shù)： | 30/89頁 |
| 文件大小： | 560K |
| 代理商： | D950-CORE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁
30/89
D950-Core
Low Power Mode
There are two ways to enter the low power mode:
Execution of LP instruction.
The LP instruction is a 3-cycle conditional instruction. The Low Power mode is
entered after the last execute cycle of the LP instruction.
Driving LP to low state.
LP is falling edge sensitive. Low Power mode can be entered only if the
processor is not in HOLD state or in Emulation mode.
The instruction decoded at the time that a LP request is recognized, is executed. Entering Low
Power mode is acknowledged by driving LPACK low.
When operating in Low Power mode, the D950-Core enters an idle state. In this state, the
following events occur:
The clock generator is stopped (internal cycle clock) and INCYCLE remains
active. BSU_CLK, DMA_CLK are stopped.
The internal state of the processor is frozen.
X and Y data buses stay driven to Hi-Z.
The bus address lines and control lines are driven to Hi-Z.
Exit of Low Power mode: Initiated by detecting a falling edge on IT. The processor clock
generator is restarted and LPACK is driven to a high state. If interrupts were disabled, program
execution restarts from the current PC and interrupt handshake signals ITACK and EOI are
not activated. If interrupts were enabled, a normal interrupt process starts.
STOP Mode
STOP mode is entered by use of the STOP instruction. The STOP instruction is processed as
the LP instruction, all clocks are stopped at the same time as the internal clock is stopped. The
LPACK signal is activated in the same way as for LP instruction.
Exit of the STOP mode is performed by detection of an interrupt request with the same
conditions as for exit of LP. LPACK signal is activated in the same way as for LP.
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D965-R | NPN Plastic-Encapsulate Transistors |
| D965-T | NPN Plastic-Encapsulate Transistors |
| DA-02325D1102 | 14-Bit Digital-to-Analog Converter |
| DA-02325D1112 | 14-Bit Digital-to-Analog Converter |
| DA-02325D1113 | 14-Bit Digital-to-Analog Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| D950N | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Netz-Gleichrichterdiode Rectifier Diode |
| D950N18T | 功能描述:整流器 Rectifier Diode 950A 1800V RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復時間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
| D-951-10 | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:NylaKrimp? Funnel Entry Ring Tongue Terminal for 8 AWG Wire, Stud #5 |
| D-951-14 | 制造商:ETC MOLEX-INACTIVE 功能描述:Cross Referenced to MOLEX - Part: MOL19067-0018 |
| D-951-38 | 制造商:ETC MOLEX-INACTIVE 功能描述:Cross Referenced to MOLEX - Part: MOL19067-0022 |
發(fā)布緊急采購，3分鐘左右您將得到回復。