- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376551 > D950-CORE (意法半導體) 16-Bit Fixed Point Digital Signal Processor DSP Core PDF資料下載
參數(shù)資料
| 型號： | D950-CORE |
| 廠商： | 意法半導體 |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 16-Bit Fixed Point Digital Signal Processor DSP Core |
| 中文描述： | 16位定點數(shù)字信號處理器DSP核 |
| 文件頁數(shù)： | 28/89頁 |
| 文件大小： | 560K |
| 代理商： | D950-CORE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁
28/89
D950-Core
SWI
Non maskable (internally vectorized) software interrupt SWI is a 3-cycle instruction whose
interrupt routine address is 0x0002. Return from the SWI routine is performed through RTI.
The SWI routine is non-interruptible by an external interrupt request.
Note:
IT
should not be asserted low if a previous request has not been acknowledged. In this case,
the previous request will not be processed.
EI and IPE bits are not affected when STA register is restored.
4.3.5 Loop Controller
Table 4.3
Loop Instruction
Hardware loop resources
The program sequencer includes a powerful hardware loop mechanism. This allows the
nesting of up to three levels of loops by using nine 16-bit registers, organized in three banks
of three registers.
Each bank includes one loop start address register (LS), one loop end address register (LE)
and one loop count register (LC). These registers can be read and written by register move
instructions, allowing extension of the number of nested loops by software.
The currently selected loop register bank is pointed to by bits LSP1 and LSP0 of the CCR.
When the current level changes, this 2-bit register is incremented or decremented through
dedicated instructions (see
Section 5.4.5“Conditional Assignment Instruction”
) to modify
the bank.
Loop operation: REPEAT instruction
The REPEAT instruction performs automatic management of the different loop registers (LS,
LC, LE and LSP) and defines the number of iterations and address of the last instruction of the
loop.
The loop begins at the instruction following REPEAT. Conditional instructions CONTINUE and
BREAK can be put within a loop. Their effect is to restart (resp. exit from) the loop when the
condition is verified.
Notes 1:
The maximum repeat count value of 2
16
-1 is obtained by setting LC to 0xFFFF.
2:
An endless loop can be set up by initializing LC to: 0x0000 for REPEAT block,
0x0001 for REPEAT single.
Loop Instruction
Body of loop
Single instruction
Block of instructions
Block of instructions
Loop value
Immediate
Immediate
Computed
REPEAT
5
相關PDF資料 |
PDF描述 |
|---|---|
| D965-R | NPN Plastic-Encapsulate Transistors |
| D965-T | NPN Plastic-Encapsulate Transistors |
| DA-02325D1102 | 14-Bit Digital-to-Analog Converter |
| DA-02325D1112 | 14-Bit Digital-to-Analog Converter |
| DA-02325D1113 | 14-Bit Digital-to-Analog Converter |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| D950N | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Netz-Gleichrichterdiode Rectifier Diode |
| D950N18T | 功能描述:整流器 Rectifier Diode 950A 1800V RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復時間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
| D-951-10 | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:NylaKrimp? Funnel Entry Ring Tongue Terminal for 8 AWG Wire, Stud #5 |
| D-951-14 | 制造商:ETC MOLEX-INACTIVE 功能描述:Cross Referenced to MOLEX - Part: MOL19067-0018 |
| D-951-38 | 制造商:ETC MOLEX-INACTIVE 功能描述:Cross Referenced to MOLEX - Part: MOL19067-0022 |
發(fā)布緊急采購，3分鐘左右您將得到回復。