參數(shù)資料
型號： CYP15G0101DXA
廠商： Cypress Semiconductor Corp.
英文描述： Single Channel HOTLink II Transceiver
中文描述： 單通道HOTLink II收發(fā)器
文件頁數(shù)： 26/40頁
文件大?。?/td> 527K
代理商： CYP15G0101DXA
CYP15G0101DXA
PRELIMINARY
Document #: 38-02061 Rev. **
Page 26 of 40
CYP15G0101DXA REFCLK Switching Characteristics
Over the Operating Range
Parameter
Description
Min.
Max.
Unit
f
REF
t
REFCLK
t
REFH
REFCLK Clock Frequency
20
150
MHz
REFCLK Period
6.6
50
ns
REFCLK HIGH Time (TXRATE = HIGH)
5.9
2.9
[17]
ns
REFCLK HIGH Time (TXRATE = LOW)
ns
t
REFL
REFCLK LOW Time (TXRATE = HIGH)
5.9
2.9
[17]
ns
REFCLK LOW Time (TXRATE = LOW)
ns
t
REFD[23]
t
REFR[17, 20, 21]
t
REFF[17, 20, 21]
t
TREFDS
t
TREFDH
t
RREFDA
t
RREFDV
t
RREFADV
–
t
RREFADV+
t
RREFCDV
–
t
RREFCDV+
t
REFRX
REFCLK Duty Cycle
30
70
%
REFCLK Rise Time (20%-80%)
2
ns
REFCLK Fall Time (20%-80%)
2
ns
Transmit Data or TXRST Set-up Time to
REFCLK (TXCKSEL
=
LOW)
Transmit Data or TXRST Hold Time from REFCLK
(TXCKSEL
=
LOW)
Receive Data Access Time from REFCLK (RXCKSEL
=
LOW)
Receive Data Valid Time from REFCLK
(RXCKSEL
=
LOW)
Receive Data Access Time from RXCLK (RXCKSEL
=
LOW)
Receive Data Valid Time from RXCLK
(RXCKSEL
=
LOW)
Receive Data Access Time from RXCLK (RXCKSEL
=
LOW)
Receive Data Valid Time from RXCLK
(RXCKSEL
=
LOW)
REFCLK Frequency Referenced to Received Clock Period
[24]
1.7
ns
0.8
ns
9.5
ns
4.0
ns
10UI
–
4.7
ns
1.0
ns
10UI
–
4.3
ns
0.2
ns
0.02
+0.02
%
CYP15G0101DXA Transmit Serial Outputs and TX PLL Characteristics
Over the Operating Range
Parameter
Description
Condition
Min.
Max.
Unit
t
B
t
RISE[17]
Bit Time
5000
660
ps
CML Output Rise Time 20%-80% (CML Test Load)
SPDSEL = HIGH
50
270
ps
SPDSEL = MID
100
500
ps
SPDSEL = LOW
200
1000
ps
t
FALL[17]
CML Output Fall Time 80%-20% (CML Test Load)
SPDSEL = HIGH
50
270
ps
SPDSEL = MID
100
500
ps
SPDSEL = LOW
200
1000
ps
t
DJ[17, 25, 27]
t
RJ[17, 26, 27]
t
TXLOCK
Deterministic Jitter (peak-peak)
0.2
1.5 Gbps
0.2
1.5 Gbps
TBD
UI
Random Jitter (
σ
)
TBD
ps
Transmit PLL Lock to REFCLK
TBD
TBD
ns
Notes:
23. The duty cycle specification is a simultaneous condition with the t
REFH
and t
REFL
parameters. This means that at faster character rates the REFCLK duty
cycle cannot be as large as 30%-70%,
24. REFCLK has no phase or frequency relationship with the recovered clock(s) and only acts as a centering reference to reduce clock synchronization time.
REFCLK must be within ±200 PPM (
±
0.02%) of the transmitter PLL reference (REFCLK) frequency, necessitating a ±100-PPM crystal.
25. While sending continuous K28.5s, outputs loaded to a balanced 100
load, measured at the crosspoint of the differential outputs over the operating range.
26. While sending continuous K28.7s, after 100,000 samples measured at the cross point of differential outputs, time referenced to REFCLK input, over the
operating range.
27. Total jitter is calculated at an assumed BER of 1E
12. Hence: Total Jitter (t
J
)
=
(t
RJ
* 14) + t
DJ
.
相關(guān)PDF資料
PDF描述
CYP15G0101DXA-BBI Single Channel HOTLink II Transceiver
CYP15G0402DX-BGC Quad HOTLinkII SERDES
CYP15G0402DX Quad HOTLinkII SERDES
CYP15G0402DX-BGI Quad HOTLinkII SERDES
CYP15G0402DXB Quad HOTLink II SERDES(四HOTLink II并行轉(zhuǎn)換器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYP15G0101DXA-BBC 制造商:Cypress Semiconductor 功能描述:PHY 1-CH 100-Pin TBGA
CYP15G0101DXA-BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single Channel HOTLink II Transceiver
CYP15G0101DXB 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II⑩ Transceiver
CYP15G0101DXB_11 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II Transceiver Compliant to multiple standards
CYP15G0101DXB_12 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink IIa?￠ Transceiver
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*