參數(shù)資料
型號(hào)： CY7C43646AV
廠商： Cypress Semiconductor Corp.
英文描述： 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO
中文描述： 3.3每1000 4K的16K的× 36 × 18 × 2三總線先進(jìn)先出
文件頁(yè)數(shù)： 34/40頁(yè)
文件大小： 644K
代理商： CY7C43646AV
CY7C43646AV
CY7C43666AV
CY7C43686AV
Document #: 38-06026 Rev. *C
Page 34 of 40
Notes:
55. FIFO1 Write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO1 Read (CSB = LOW, RENB = HIGH, MBB = LOW). Data in the FIFO1 output register has been
read from the FIFO.
56. If Port B size is word or byte, AEB is set LOW by the last word or byte Read from FIFO1, respectively.
57. t
is the minimum time between a rising CLKA edge and a rising CLKB edge for AEB to transition HIGH in the next CLKB cycle. If the time between the
rising CLKA edge and rising CLKB edge is less than t
, then AEB may transition HIGH one CLKB cycle later than shown.
58. FIFO2 Write (MBC = LOW), FIFO2 Read (CSA = LOW, W/RA = LOW, MBA = LOW). Data in the FIFO2 output register has been read from the FIFO.
59. If Port C size is word or byte, t
is referenced to the rising CLKC edge that writes the last word or byte of the long word, respectively.
60. t
is the minimum time between a rising CLKC edge and a rising CLKA edge for AEA to transition HIGH in the next CLKA cycle. If the time between the
rising CLKC edge and rising CLKA edge is less than t
, then AEA may transition HIGH one CLKA cycle later than shown.
61. When FIFO is operated at the almost empty/full boundary, there may be an uncertainty of up to 2 clock cycles for flag deassertion, but the flag will always be
asserted exactly when the FIFO content reaches the programmed value. Use the assertion edge for trigger if flag accuracy is required. Refer to
“
Designing with
CY7C436xx Synchronous FIFOs
”
application note for more details on flag uncertainties.
Switching Waveforms
(continued)
CLKC
WENC
CLKA
AEA
ENA
Timing for AEA when FIFO2 is Almost Empty (CY Standard and FWFT Modes)
[58, 59, 61]
X2 Word in FIFO2
t
ENH
t
ENS
t
SKEW2
[60]
(X2 + 2)Words in FIFO2
t
PAE
t
PAE
t
ENS
t
ENH
t
ENS
t
ENH
t
ENH
t
ENS
X2 Words in FIFO
(X2 + 1) Words in
FIFO2
(X2 + 2) Words in
FIFO2
Timing for AFA when FIFO1 is Almost Full (CY Standard and FWFT Modes)
t
ENH
t
ENS
t
PAF
[D
–
(Y1+1)] Words in FIFO1
(D
–
Y1) Words in FIFO1
CLKA
ENA
AFA
CLKB
RENB
[61, 62, 63, 64]
t
PAF
t
ENS
t
ENH
t
SKEW2
[65]
[D
–
(Y1 + 2)] Words in
FIFO1
t
ENS
t
ENH
相關(guān)PDF資料
PDF描述
CY7C1360B-225AC 9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360B-225BGC 9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C024AV-20AC 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C024AV-25AC 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C1360B-225AJI 9-Mbit (256K x 36/512K x 18) Pipelined SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C43663-15AC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C43664-7AC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C43682-15AC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C43683-10AI 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C43683AV-15AC 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 16K x 36 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:3.3V SYNC FIFO W/BUS MATCHING 16K X36 (NOT IDT COMPAT) - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*