- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359518 > CY7C43646AV (Cypress Semiconductor Corp.) 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C43646AV |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO |
| 中文描述： | 3.3每1000 4K的16K的× 36 × 18 × 2三總線先進(jìn)先出 |
| 文件頁(yè)數(shù)： | 28/40頁(yè) |
| 文件大?。?/td> | 644K |
| 代理商： | CY7C43646AV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
CY7C43646AV
CY7C43666AV
CY7C43686AV
Document #: 38-06026 Rev. *C
Page 28 of 40
Notes:
44. If Port B size is word or byte, t
is referenced to the rising CLKC edge that writes the last word or byte of the long word, respectively.
45. t
is the minimum time between a rising CLKC edge and a rising CLKA edge for ORA to transition HIGH and to clock the next word to the FIFO2 output
register in three CLKA cycles. If the time between the rising CLKC edge and rising CLKA edge is less than t
SKEW1
, then the transition of ORA HIGH and load
of the first word to the output register may occur one CLKA cycle later than shown.
Switching Waveforms
(continued)
t
CLKH
t
CLKL
t
A
W1
t
SKEW1
[45
]
t
DH
HIGH
FIFO2 Empty
LOW
LOW
LOW
Old Data in FIFO2 Output Register
W1
t
ENS
t
ENH
t
REF
t
REF
t
CLKH
t
CLKL
t
CLK
t
CLK
t
DS
CLKC
WENC
FFC/IRC
C
0
–
17
CLKA
EFA/ORA
CSA
W/RA
MBA
ENA
A
0
–
35
ORA Flag Timing and First Data Word Fall Through when FIFO2 is Empty
[44]
(FWFT Mode)
t
ENH
t
ENS
MBC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1360B-225AC | 9-Mbit (256K x 36/512K x 18) Pipelined SRAM |
| CY7C1360B-225BGC | 9-Mbit (256K x 36/512K x 18) Pipelined SRAM |
| CY7C024AV-20AC | 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM |
| CY7C024AV-25AC | 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM |
| CY7C1360B-225AJI | 9-Mbit (256K x 36/512K x 18) Pipelined SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C43663-15AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C43664-7AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C43682-15AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C43683-10AI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C43683AV-15AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 16K x 36 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:3.3V SYNC FIFO W/BUS MATCHING 16K X36 (NOT IDT COMPAT) - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。