- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379006 > CY2833 (Cypress Semiconductor Corp.) Intel CK408 Mobile Clock Synthesizer PDF資料下載
參數(shù)資料
| 型號(hào)： | CY2833 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Intel CK408 Mobile Clock Synthesizer |
| 中文描述： | 英特爾CK408移動(dòng)時(shí)鐘合成器 |
| 文件頁(yè)數(shù)： | 1/18頁(yè) |
| 文件大?。?/td> | 224K |
| 代理商： | CY2833 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
Intel
CK408 Mobile Clock Synthesizer
CY28339
Cypress Semiconductor Corporation
Document #: 38-07507 Rev. *A
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised June 25, 2004
Features
Compliant with Intel
CK 408 rev 1.1 Mobile Clock
Synthesizer specifications
3.3V power supply
Two differential CPU clocks
Nine copies of PCI clocks
Three copies configurable PCI free-running clocks
Two 48 MHz clocks (USB, DOT)
Five/six copies of 3V66 clocks
One VCH clock
One reference clock at 14.318 MHz
SMBus support with read-back capabilities
Ideal Lexmark profile Spread Spectrum electromag-
netic interference (EMI) reduction
Dial-a-Frequency features
Dial-a-dB features
48-pin TSSOP package
Note:
1.
TCLK is a test clock driven on the XTAL_IN input during test mode. M = driven to a level between 1.0V and 1.8V. If the S2 pin is at a M level during power-up,
a 0 state will be latched into the device’s internal state register.
Table 1. Frequency Table
[1]
S2
1
1
0
0
M
S1
0
1
0
1
0
CPU (1:2)
100M
133M
100M
133M
TCLK/2
3V66
66M
66M
66M
66M
TCLK/4
66BUFF(0:2)/
3V66(0:4)
66IN
66IN
66M
66M
TCLK/4
66IN/3V66–5
66-MHz clock input
66-MHZ clock input
66M
66M
TCLK/4
PCIF, PCI
66IN/2
66IN/2
33 M
33 M
TCLK/8
REF
14.318M
14.318M
14.318M
14.318M
TCLK
USB/ DOT
48M
48M
48M
48M
TCLK/2
Pin Configuration
Block Diagram
VDD_REF
REF
CPUT1:2
CPUC1:2
PCIF
XTAL
OSC
PLL Ref Freq
X2
X1
VDD_PCI
USB (48MHz)
VCH_CLK/ 3V66_1
VDD_CPU
CPU_STOP#
SCLK
PCI0:2
PCI4:8
PCI_STOP#
Stop
CStop
PLL 1
SMBus
Logic
DOT (48MHz)
PD#
S1:2
VDD_48MHz
SDATA
VDD_3V66
3V66_0:1
3V66_2:4/
66BUFF0:2
Divider
Network
3V66_5/ 66IN
PWR
PWR
PWR
PWR
PWR
PLL 2
PWR
Gate
VTT_PWRGD##
/2
Top View
1
2
3
4
5
6
7
8
9
10
11
12
13
25
28
27
26
XIN
14
15
16
17
18
19
20
21
22
23
24
37
36
35
34
33
29
30
31
32
40
39
38
XOUT
GND_REF
PCI7
41
44
43
42
45
48
47
46
PCI2
66BUFF0/3V66_2
66BUFF1/3V66_3
66BUFF2/3V66_4
GND_CORE
VTT_PWRGD#
SCLK
SDATA
GND_48 MHz
CPUT2
CPUC2
CPU_STOP#
GND_PCI
PCI0
VDD_3V66
GND_3V66
66IN/3V66_5
3V66_0
USB_48MHz
CPUC1
GND_CPU
VDD_REF
PCI8
PCIF
PCI1
VDD_PCI
PCI4
PCI5
PCI6
PD#
VDD_CORE
GND_3V66
VDD_3V66
PCI_STOP#
3V66_1/VCH
VDD_48 MHz
DOT_48MHz
S2
IREF
VDD_CPU
CPUT1
VDD_CPU
S1
REF
C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28339ZCXT | Intel CK408 Mobile Clock Synthesizer |
| CY28339ZXC | Intel CK408 Mobile Clock Synthesizer |
| CY28339ZC | Intel CK408 Mobile Clock Synthesizer |
| CY28339ZCT | Intel CK408 Mobile Clock Synthesizer |
| CY28339 | Intel CK408 Mobile Clock Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28330 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Generator for AMD⑩ Hammer |
| CY28330OC | 制造商:Cypress Semiconductor 功能描述: |
| CY28330OCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Generator for AMD⑩ Hammer |
| CY28331 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Generator for AMD⑩ Hammer |
| CY28331-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clocks and Buffers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。