參數(shù)資料
型號(hào): CS5460A-BS
廠商: CIRRUS LOGIC INC
元件分類: ADC
英文描述: Single Phase Bi-Directional Power/Energy IC
中文描述: 2-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO24
封裝: MO-150, SSOP-24
文件頁數(shù): 32/54頁
文件大?。?/td> 876K
代理商: CS5460A-BS
CS5460A
32
age channel’s analog input signal with respect to
the current channel’s analog input signal.
With the default setting, the phase delay on the
voltage channel signal is ~0.995 μs (~0.0215 de-
grees assuming a 60 Hz power signal). With
MCLK = 4.096 MHz and K = 1, the range of the in-
ternal
phase
compensation
-2.8 degrees to +2.8 degrees when the input volt-
age/current signals are at 60 Hz. In this condition,
each step of the phase compensation register (val-
ue of one LSB) is ~0.04 degrees. For values of
MCLK other than 4.096 MHz, these values for the
span (-2.8 to +2.8 degrees) and for the step size
(0.04 degrees)
should
4.096 MHz / (MCLK / K). For power line frequen-
cies other than 60Hz (e.g., 50 Hz), the values of
the range and step size of the PC[6:0] bits can be
determined by converting the above values to
time-domain (seconds), and then computing the
new range and step size (in degrees) with respect
to the new line frequency.
Unlike offset/gain calibration, the CS5460A does
not provide an automated on-chip phase calibra-
tion sequence. To calibrate the phase delay, the
phase compensation bits can be adjusted while the
CS5460A is running in ‘continuous computation
cycles’ data acquisition mode. For example, the
CS5460A can be set up to perform continuous
computations on a purely resistive load (no induc-
tance or capacitance). The PC[6:0] bits can then
be adjusted until the Energy Register value is max-
imized.
ranges
from
be
scaled
by
3.10 Time-Base Calibration Register
The Time-Base Calibration Register (notated as
“TBC” in Figure 3) is used to compensate for slight
errors in the XIN input frequency. External oscilla-
tors and crystals have certain tolerances. If there is
a concern about improving the accuracy of the
clock for energy measurements, the Time-Base
Calibration Register value can be manipulated to
compensate for the frequency error. Note from Fig-
ure 3 that the TBC Register only affects the value
in the Energy Register.
As an example, if the desired XIN frequency is
4.096 MHz, but during production-level testing,
suppose that the average frequency of the crystal
on a particular board is measured to actually be
4.091 MHz. The ratio of the desired frequency to
the actual frequency is 4.096 MHz/4.091 MHz =
~1.00122219506. The TBC Register can be set to
1.00122213364 = 0x80280C(h), which is very
close to the desired ratio.
3.11 Power Offset Register
Referring to Figure 3, note the “P
off
” Register that
appears just after the power computation. This reg-
ister can be used to offset system power sources
that may be resident in the system, but do not orig-
inate from the power line signal. These sources of
extra energy in the system contribute undesirable
and false offsets to the power/energy measure-
ment results. For example, even after DC offset
and AC offset calibrations have been run on each
channel, when a voltage signal is applied to the
voltage channel inputs and the current channel is
grounded (i.e., there is zero input on the current
channel), the current channel may still register a
very small amount of RMS current caused by leak-
age of the voltage channel input signal into the cur-
rent channel input signal path. Although the
CS5460A has high channel-to-channel crosstalk
rejection, such crosstalk may not totally be elimi-
nated.) If the amount of ‘a(chǎn)rtificial’ power that might
be induced into the voltage/current channel signals
due to such crosstalk/system noise/etc. can be de-
termined, then the Power Offset Register can be
programmed to nullify the effects of this unwanted
energy.
3.12 Input Protection - Current Limit
In Figures 6, 7, 8, and 9, note the series resistor R
I+
which is connected to the IIN+ input pin. This resis-
tor serves two purposes. First, this resistor func-
tions in coordination with C
Idiff
and/or C
Idiff
to form a
low-pass filter. The filter will a) remove any broad-
band noise that is far outside of the frequency
range of interest, and also b) this filter serves as
the anti-aliasing filter which is necessary to pre-
vent the A/D converter from receiving input signals
whose frequency is higher than one-half of the
sampling frequency (the Nyquist frequency). The
second purpose of this resistor is to provide cur-
rent-limit protection for the Iin+ input pin, in the
event of a power surge or lightning surge. The role
that R
I+
contributes to input filtering will be dis-
cussed in the Section 3.13. But first the current-lim-
it protection requirements for the Iin+/Iin- and
Vin+/Vin- pins are discussed.
相關(guān)PDF資料
PDF描述
CS5460A Single Phase Bi-Directional Power/Energy IC
CS5460 Single Phase Bi-Directional Power/Energy IC(單相雙向功率/能量IC)
CS5461A-IS Single Phase, Bi-directional Power/Energy IC
CS5461A-ISZ Single Phase, Bi-directional Power/Energy IC
CS5461A Single Phase, Bi-directional Power/Energy IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS5460A-BSZ 功能描述:電流和電力監(jiān)控器、調(diào)節(jié)器 Single-Phase Bi-Dir Power/Energy IC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Current Regulators 電源電壓-最大:48 V 電源電壓-最小:5.5 V 工作溫度范圍:- 40 C to + 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HPSO-8 封裝:Reel
CS5460A-BSZ 制造商:Cirrus Logic 功能描述:Driver IC 制造商:Cirrus Logic 功能描述:IC ENERGY METERING 1PHASE 24SSOP 制造商:Cirrus Logic 功能描述:IC, ENERGY METERING, 1PHASE, 24SSOP
CS5460A-BSZR 功能描述:電流和電力監(jiān)控器、調(diào)節(jié)器 IC Sngl-Phs BiDirect PWR/Energy RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Current Regulators 電源電壓-最大:48 V 電源電壓-最小:5.5 V 工作溫度范圍:- 40 C to + 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HPSO-8 封裝:Reel
CS5460-BS 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cirrus Logic 功能描述:
CS5460C-ISZ 功能描述:電流和電力監(jiān)控器、調(diào)節(jié)器 Sngl-Phs Bi-Drctnl Power/Energy RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Current Regulators 電源電壓-最大:48 V 電源電壓-最小:5.5 V 工作溫度范圍:- 40 C to + 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HPSO-8 封裝:Reel