參數(shù)資料
型號(hào): BX805499040
廠商: INTEL CORP
元件分類(lèi): 微控制器/微處理器
英文描述: 64-BIT, 1600 MHz, MICROPROCESSOR, CPGA611
封裝: PGA-611
文件頁(yè)數(shù): 93/108頁(yè)
文件大?。?/td> 2315K
代理商: BX805499040
Dual-Core Intel Itanium Processor 9000 Series Datasheet
85
System Management Feature Specifications
6.3
Scratch EEPROM
Also available on the SMBus interface on the processor is an EEPROM which may be
used for other data at the system vendor’s discretion (Intel will not be using the scratch
EEPROM). The data in this EEPROM, once programmed, can be write-protected by
asserting the active-high SMWP signal. This signal has a weak pull-down (10 kΩ) to
allow the EEPROM to be programmed in systems with no implementation of this signal.
6.4
Processor Information ROM and Scratch EEPROM
Supported SMBus Transactions
The processor information ROM and scratch EEPROM responds to three of the SMBus
packet types: current address read, random address read, and sequential read.
Table 6-5 shows the format of the current address read SMBus packet. The internal
address counter keeps track of the address accessed during the last read or write
operation, incremented by one. Address “roll over” during reads is from the last byte of
the last eight byte page to the first byte of the first page. “Roll over” during writes is
from the last byte of the current eight byte page to the first byte of the same page.
Table 6-6 shows the format of the random read SMBus packet. The write with no data
loads the address desired to be read. Sequential reads may begin with a current
address read or a random address read. After the SMBus host controller receives the
data word, it responds with an acknowledge. This will continue until the SMBus host
controller responds with a negative acknowledge and a stop.
Table 6-7 shows the format of the byte write SMBus packet. The page write operates
the same way as the byte write except that the SMBus host controller does not send a
stop after the first data byte and acknowledge. The Scratch EEPROM internally
increments its address. The SMBus host controller continues to transmit data bytes
until it terminates the sequence with a stop. All data bytes will result in an acknowledge
from the Scratch EEPROM. If more than eight bytes are written, the internal address
will “roll over” and the previous data will be overwritten.
In Table 6-5 through Table 6-7, ‘S’ represents the SMBus start bit, ‘P’ represents a stop
bit, ‘R’ represents a read, ‘W’ represents a write bit, ‘A’ represents an acknowledge, and
‘///’ represents a negative acknowledge. The shaded bits are transmitted by the
processor information ROM or Scratch EEPROM and the bits that are not shaded are
transmitted by the SMBus host controller. In the tables the data addresses indicate
eight bits. The SMBus host controller should transmit eight bits, but as there are only
128 addresses, the most significant bit is a don’t care.
Table 6-5.
Current Address Read SMBus Packet
S
Device
Address
R
A
Data
///
P
17 bits
1
8 bits
1
Table 6-6.
Random Address Read SMBus Packet
S
Device
Address
W
A
Data
Address
AS
Device
Address
R
A
Data
///
P
17 bits
1
18 bits
11
7 bits
1
8 bits
1
相關(guān)PDF資料
PDF描述
BXA10-12D15-S 2-OUTPUT DC-DC REG PWR SUPPLY MODULE
BXA200-48S12 1-OUTPUT 200 W DC-DC REG PWR SUPPLY MODULE
BXA40-48S15 1-OUTPUT 40 W DC-DC REG PWR SUPPLY MODULE
BXB100-48S15FLTJ 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
BXB75-48S12FHTJ 1-OUTPUT 75 W DC-DC REG PWR SUPPLY MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BX805499050 制造商:Intel 功能描述:ITANIUM PROCESSOR 1.6 GHZ - Boxed Product (Development Kits)
BX80551KG2800HUS L8MA 制造商:Intel 功能描述:BOXED INTEL XEON PROCESSOR 2.80 GHZ, 4M CACHE, 800 MHZ FSB, PASSIVE, FC-MPGA
BX80551PE2666FNS L8ZH 制造商:Intel 功能描述:MPU PENTIUM D 90NM 2.66GHZ 775PIN FCLGA4 - Boxed Product (Development Kits)
BX80552352 S L96P 制造商:Intel 功能描述:MPU Celeron 制造商:Intel 功能描述:MPU Celeron? D Processor 352 65nm 3.2GHz 775-Pin FCLGA4
BX80552360 S L9KK 制造商:Intel 功能描述:MPU CELERON 65NM 3.46GHZ 775PIN FCLGA4 - Boxed Product (Development Kits)