Dual-Core Intel Itanium Processor 9000 Series Datasheet
85
System Management Feature Specifications
6.3
Scratch EEPROM
Also available on the SMBus interface on the processor is an EEPROM which may be
used for other data at the system vendor’s discretion (Intel will not be using the scratch
EEPROM). The data in this EEPROM, once programmed, can be write-protected by
asserting the active-high SMWP signal. This signal has a weak pull-down (10 kΩ) to
allow the EEPROM to be programmed in systems with no implementation of this signal.
6.4
Processor Information ROM and Scratch EEPROM
Supported SMBus Transactions
The processor information ROM and scratch EEPROM responds to three of the SMBus
packet types: current address read, random address read, and sequential read.
Table 6-5 shows the format of the current address read SMBus packet. The internal
address counter keeps track of the address accessed during the last read or write
operation, incremented by one. Address “roll over” during reads is from the last byte of
the last eight byte page to the first byte of the first page. “Roll over” during writes is
from the last byte of the current eight byte page to the first byte of the same page.
Table 6-6 shows the format of the random read SMBus packet. The write with no data
loads the address desired to be read. Sequential reads may begin with a current
address read or a random address read. After the SMBus host controller receives the
data word, it responds with an acknowledge. This will continue until the SMBus host
controller responds with a negative acknowledge and a stop.
Table 6-7 shows the format of the byte write SMBus packet. The page write operates
the same way as the byte write except that the SMBus host controller does not send a
stop after the first data byte and acknowledge. The Scratch EEPROM internally
increments its address. The SMBus host controller continues to transmit data bytes
until it terminates the sequence with a stop. All data bytes will result in an acknowledge
from the Scratch EEPROM. If more than eight bytes are written, the internal address
will “roll over” and the previous data will be overwritten.
bit, ‘R’ represents a read, ‘W’ represents a write bit, ‘A’ represents an acknowledge, and
‘///’ represents a negative acknowledge. The shaded bits are transmitted by the
processor information ROM or Scratch EEPROM and the bits that are not shaded are
transmitted by the SMBus host controller. In the tables the data addresses indicate
eight bits. The SMBus host controller should transmit eight bits, but as there are only
128 addresses, the most significant bit is a don’t care.
Table 6-5.
Current Address Read SMBus Packet
S
Device
Address
R
A
Data
///
P
17 bits
1
8 bits
1
Table 6-6.
Random Address Read SMBus Packet
S
Device
Address
W
A
Data
Address
AS
Device
Address
R
A
Data
///
P
17 bits
1
18 bits
11
7 bits
1
8 bits
1