參數(shù)資料
型號(hào): BX80532PG3000D
廠(chǎng)商: INTEL CORP
元件分類(lèi): 微控制器/微處理器
英文描述: 32-BIT, 3000 MHz, MICROPROCESSOR, XGA478
封裝: BOXED PROCESSOR
文件頁(yè)數(shù): 57/88頁(yè)
文件大?。?/td> 1502K
代理商: BX80532PG3000D
60
Intel Pentium 4 Processor on 0.13 Micron Process Datasheet
Pin Lists and Signal Descriptions
D[63:0]#
Input/
Output
D[63:0]# (Data) are the data signals. These signals provide a 64-bit data path
between the processor system bus agents, and must connect the appropriate
pins on all such agents. The data driver asserts DRDY# to indicate a valid data
transfer.
D[63:0]# are quad-pumped signals and will thus be driven four times in a
common clock period. D[63:0]# are latched off the falling edge of both
DSTBP[3:0]# and DSTBN[3:0]#. Each group of 16 data signals correspond to a
pair of one DSTBP# and one DSTBN#. The following table shows the grouping of
data signals to data strobes and DBI#.
Furthermore, the DBI# pins determine the polarity of the data signals. Each
group of 16 data signals corresponds to one DBI# signal. When the DBI# signal
is active, the corresponding data group is inverted and therefore sampled active
high.
DBI[3:0]#
Input/
Output
DBI[3:0]# (Data Bus Inversion) are source synchronous and indicate the polarity
of the D[63:0]# signals. The DBI[3:0]# signals are activated when the data on the
data bus is inverted. If more than half the data bits within a 16-bit group would
have been asserted electrically low, the bus agent may invert the data bus
signals for that particular sub-phase for that 16-bit group.
DBR#
Output
DBR# (Data Bus Reset) is used only in processor systems where no debug port
is implemented on the system board. DBR# is used by a debug port interposer
so that an in-target probe can drive system reset. If a debug port is implemented
in the system, DBR# is a no connect in the system. DBR# is not a processor
signal.
DBSY#
Input/
Output
DBSY# (Data Bus Busy) is asserted by the agent responsible for driving data on
the processor system bus to indicate that the data bus is in use. The data bus is
released after DBSY# is deasserted. This signal must connect the appropriate
pins on all processor system bus agents.
DEFER#
Input
DEFER# is asserted by an agent to indicate that a transaction cannot be
guaranteed in-order completion. Assertion of DEFER# is normally the
responsibility of the addressed memory or Input/Output agent. This signal must
connect the appropriate pins of all processor system bus agents.
DP[3:0]#
Input/
Output
DP[3:0]# (Data parity) provide parity protection for the D[63:0]# signals. They are
driven by the agent responsible for driving D[63:0]#, and must connect the
appropriate pins of all Pentium 4 processor on 0.13 micron process system bus
agents.
Table 4-3. Signal Descriptions (Sheet 3 of 8)
Name
Type
Description
Quad-Pumped Signal Groups
Data Group
DSTBN#/
DSTBP#
DBI#
D[15:0]#
0
D[31:16]#
1
D[47:32]#
2
D[63:48]#
3
DBI[3:0]# Assignment To Data Bus
Bus Signal
Data Bus Signals
DBI3#
D[63:48]#
DBI2#
D[47:32]#
DBI1#
D[31:16]#
DBI0#
D[15:0]#
相關(guān)PDF資料
PDF描述
BU-64863G8-140 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP80
BX80551PG3200FN 32-BIT, 3200 MHz, MICROPROCESSOR, PBGA775
BU-61559D1-210W 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-61559D1-250K 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-61559D1-350Q 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BX80532PG3200D 制造商:Intel 功能描述:MPU PENTIUM 4 NETBURST 64-BIT 0.13UM 3.2GHZ - Boxed Product (Development Kits)
BX80532PG3200F 制造商:Intel 功能描述:MPU PENTIUM 4 NETBURST 64-BIT 0.13UM 3.2GHZ - Boxed Product (Development Kits)
BX80532PG3400F 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR 64-BIT 0.13UM 3.4GHZ 775-PIN FCLGA4 - Boxed Product (Development Kits)
BX80532RC2000B 制造商:Intel 功能描述:MPU CELERON PROCESSOR 0.13UM 2GHZ - Boxed Product (Development Kits)
BX80532RC2100B 制造商:Intel 功能描述:MPU CELERON PROCESSOR 0.13UM 2.1GHZ 478-PIN FCPGA2 - Boxed Product (Development Kits)