- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄210364 > BX80532PC2200D (INTEL CORP) 32-BIT, 2200 MHz, MICROPROCESSOR, XMA PDF資料下載
參數(shù)資料
| 型號： | BX80532PC2200D |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 2200 MHz, MICROPROCESSOR, XMA |
| 封裝： | BOXED PROCESSOR |
| 文件頁數(shù)： | 62/88頁 |
| 文件大?。?/td> | 1502K |
| 代理商： | BX80532PC2200D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當(dāng)前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
Intel Pentium 4 Processor on 0.13 Micron Process Datasheet
65
Pin Lists and Signal Descriptions
THERMTRIP#
Output
Assertion of THERMTRIP# (Thermal Trip) indicates the processor junction
temperature has reached a level where permanent silicon damage may occur.
Measurement of the temperature is accomplished through an internal thermal
sensor which is configured to trip at approximately 135°C. Upon assertion of
THERMTRIP#, the processor will shut off its internal clocks (thus halting program
execution) in an attempt to reduce the processor junction temperature. To protect
the processor, its core voltage (VCC) must be removed within 0.5 seconds of the
assertion of THERMTRIP#.
For processors with CPUID of 0xF24:
Once activated, THERMTRIP# remains latched until RESET# is asserted.
While the assertion of the RESET# signal will de-assert THERMTRIP#, if the
processor’s junction temperature remains at or above the trip level,
THERMTRIP# will again be asserted.
For processors with CPUID of 0xF27 and beyond:
Driving of the THERMTRIP# signal is enabled within 10
s of the assertion
of PWRGOOD and is disabled on de-assertion of PWRGOOD. Once
activated, THERMTRIP# remains latched until PWRGOOD is de-asserted.
While the de-assertion of the PWRGOOD signal will de-assert
THERMTRIP#, if the processor’s junction temperature remains at or above
the trip level, THERMTRIP# will again be asserted within 10
s of the
assertion of PWRGOOD.
TMS
Input
TMS (Test Mode Select) is a JTAG specification support signal used by debug
tools.
TRDY#
Input
TRDY# (Target Ready) is asserted by the target to indicate that it is ready to
receive a write or implicit writeback data transfer. TRDY# must connect the
appropriate pins of all system bus agents.
TRST#
Input
TRST# (Test Reset) resets the Test Access Port (TAP) logic. TRST# must be
driven low during power on Reset. This can be done with a 680
pull-down
resistor.
VCCA
Input
VCCA provides isolated power for the internal processor core PLLs. Refer to the
appropriate Platform Design Guide for complete implementation details.
VCCIOPLL
Input
VCCIOPLL provides isolated power for internal processor system bus PLLs. Follow
the guidelines for VCCA, and refer to the appropriate Platform Design Guide for
complete implementation details.
VCC_SENSE
Output
VCC_SENSE is an isolated low impedance connection to processor core power
(VCC). It can be used to sense or measure power near the silicon with little noise.
VCCVID
Input
Independent 1.2 V supply must be routed to VCCVID pin for the Pentium 4
processor on 0.13 micron process’s Voltage Identification circuit.
VID[4:0]
Output
VID[4:0] (Voltage ID) pins are used to support automatic selection of power
supply voltages (VCC). Unlike previous generations of processors, these are
open drain signals that are driven by the Pentium 4 processor on 0.13 micron
process and must be pulled up to 3.3 V (max.) with 1 k
resistors. The voltage
supply for these pins must be valid before the VR can supply VCC to the
processor. Conversely, the VR output must be disabled until the voltage supply
for the VID pins becomes valid. The VID pins are needed to support the
processor voltage specification variations. See Table 2-2 for definitions of these
pins. The VR must supply the voltage that is requested by the pins, or disable
itself.
VSSA
Input
VSSA is the isolated ground for internal PLLs.
VSS_SENSE
Output
VSS_SENSE is an isolated low impedance connection to processor core VSS. It
can be used to sense or measure ground near the silicon with little noise
Table 4-3. Signal Descriptions (Sheet 8 of 8)
Name
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU-61588F0-100W | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61588F3-482L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61588F3-592S | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61588G0-200Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61588G0-500 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BX80532PC2400D | 制造商:Intel 功能描述:MPU PENTIUM 4 NETBURST 64-BIT 0.13UM 2.4GHZ - Boxed Product (Development Kits) |
| BX80532PC2500D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| BX80532PC2600D | 制造商:Intel 功能描述:P4 Socket 478 2.6GHz with Fan |
| BX80532PE2266D | 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 64-BIT 0.13UM 2.26GHZ 478- - Boxed Product (Development Kits) |
| BX80532PE2400D | 制造商:Intel 功能描述:MPU PENTIUM 4 NETBURST 64-BIT 0.13UM 2.4GHZ 478-PIN FCPGA2 - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。