- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373030 > BT865AKPF Color Encoder Circuit PDF資料下載
參數(shù)資料
| 型號(hào)： | BT865AKPF |
| 英文描述： | Color Encoder Circuit |
| 中文描述： | 顏色編碼器電路 |
| 文件頁數(shù)： | 16/76頁 |
| 文件大?。?/td> | 1050K |
| 代理商： | BT865AKPF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
1.0 Circuit Description
Bt864A/865A
1.4 HSYNC* Timing
YCrCb to NTSC/PAL Digital Video Encoder
1-6
Conexant
100138B
1.4 HSYNC* Timing
1.4.1 Master Mode
There are two HSYNC* timing modes in master mode; default mode and variable
HSYNC* timing mode. The variable HSYNC* timing mode is enabled by setting
ADJHSYNC high. This mode allows the user to specify the placement of the
falling and rising edges of HSYNC* by using the HSYNCF and HSYNCR
registers, respectively. The values of registers HSYNCF and HSYNCR
correspond to the pixel count of the internal pixel counter (see
Figure 1-3
).
HSYNCF and HSYNCR cannot be zero and cannot be equal. Values must also be
less than or equal to the total horizontal resolution given in
Table 1-2
. If the
internal pixel counter resets before the rising edge occurs, the part will not
automatically reset, but will wait until the pixel counter reaches the specified
HSYNCR value. The placement of the analog horizontal sync pulse is fixed
relative to the internal pixel counter, therefore when the rising and falling edges of
HSYNC* are moved, the pipeline delay between the HSYNC* pulse and the
analog horizontal sync pulse is altered. In this mode, the pipeline delay from
HSYNC* to analog sync out is 40–(2*HSYNCF) if SYNCDLY = 0, and
41–(2*HSYNCF) if SYNCDLY = 1. In the default HSYNC* timing mode, the
placement of the edges of the HSYNC* pulse are fixed, with the exception of the
one clock delay available through the register SYNCDLY. In this mode, the
pipeline delay from HSYNC* to analog sync out is 40 clocks if SYNCDLY = 0,
and 41 clocks if SYNCDLY = 1. In the default mode, the delay from internal
horizontal pixel counter reset to the falling edge of HSYNC* is 2 clocks.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BT867KPF | Color Encoder Circuit |
| BT867KPJ | Color Encoder Circuit |
| BT8920EPJ | Analog-to-Digital Converter， 16-Bit |
| BT8920EPJ600 | Analog-to-Digital Converter， 16-Bit |
| BT8921ESS | xDSL Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BT865AKRF | 制造商:CONEXANT 制造商全稱:CONEXANT 功能描述:YCrCb to NTSC/PAL Digital Video Encoder |
| BT866KPF | 制造商:Brooktree 功能描述:Video/TV Circuit, Color Encoder Circuit, 52 Pin, Plastic, QFP |
| BT866KPJ | 制造商:BT 功能描述:Video/TV Circuit, Color Encoder Circuit, 68 Pin, Plastic, PLCC 制造商:Burns and Towne Inc 功能描述:Video/TV Circuit, Color Encoder Circuit, 68 Pin, Plastic, PLCC |
| BT867KPF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Color Encoder Circuit |
| BT867KPJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Color Encoder Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。