R10 TDD8 Input Transmit Data/ K-code Flag, Channel D. When PSYNC is low, data on this pin is clocked on the rising and falling edges of TCD. Wh" />
參數(shù)資料
型號: BBT3420-SN
廠商: Intersil
文件頁數(shù): 18/38頁
文件大?。?/td> 0K
描述: TXRX QUAD MULTI-RATE 289-EBGA
標準包裝: 84
類型: 收發(fā)器
驅(qū)動器/接收器數(shù): 4/4
規(guī)程: XAUI,XGMII,MDC/MDIO
電源電壓: 1.7 V ~ 1.9 V
安裝類型: 表面貼裝
封裝/外殼: 289-BGA
供應商設備封裝: 289-BGA(19x19)
包裝: 托盤
25
R10
TDD8
Input
Transmit Data/ K-code Flag, Channel D. When PSYNC is low, data on this pin is clocked
on the rising and falling edges of TCD. When PSYNC is high, data on this bus is clocked
on the rising and falling edges of TCA. When CODE is low, this pin is the 9th bit of an
8b/10b-encoded byte to be transmitted. When CODE is high, this pin acts as the K-
character generator indicator. When high, this pin causes the data on TDD(0-7) to be
encoded into a K-character.
T10
TDD9
Input
Transmit Data Pin, Channel D. When PSYNC is low, data on this pin is clocked on the
rising and falling edges of TCD. When PSYNC is high, data on this bus is clocked on the
rising and falling edges of TCA. When CODE is low, this pin is the 10th bit of an 8b/10b-
encoded byte. When CODE is high, this pin is undefined.
R11, T11, N12, P12,
R12, R13, T13, U13
RDD(0-7)
Output
Receive Data Pins, Channel D. When PSYNC is low, parallel data on this bus is valid on
the rising and falling edges of RCD. When PSYNC is high, data on this bus is valid on
the rising and falling edges of RCA.
T14
RDD8
Output
Receive Data/ K-code Flag, Channel D. When PSYNC is low, data on this pin is valid on
the rising and falling edges of RCD. When PSYNC is high, data on this pin is valid on
the rising and falling edges of RCA. When CODE is low, this pin is the 9th bit of a
received 8b/10b-encoded byte. When CODE is high, this pin acts as the K-character
flag. When high, this indicates the data on RDD(0-7) is a valid K-character.
U14
RDD9
Output
Receive Data Pin/ Error Detect, Channel D. When PSYNC is low, data on this pin is valid
on the rising and falling edges of RCD. When CODE is low, this pin is the 10th bit of an
8b/10b-encoded byte. When CODE is high, this pin goes high when to signify the
occurrence of either a parity error or an invalid code word during the decoding of the
received data.
TABLE 4-3. PARALLEL SIDE DATA PINS (Continued)
PIN#
NAME
TYPE
DESCRIPTION
TABLE 4-4. JTAG INTERFACE
PIN#
NAME
TYPE
DESCRIPTION
B3
TDI
Input
(w/pullup)
JTAG Input Data
A2
TDO
Output
JTAG Output Data
B2
TMS
Input
(w/pullup)
JTAG Mode Select
A3
TCLK
Input
(w/pulldown)
JTAG Clock
A1
TRSTN
Input
(w/pullup)
JTAG Reset
TABLE 4-5. MANAGEMENT DATA INTERFACE
PIN#
NAME
TYPE
DESCRIPTION
U3
MDIO
I/O
Management Address/Data I/O
U2
MDC
Input
Management Interface Clock
R1, T1, T3, T2, R2
PADR(0-4)
Input
Management Address (PHYAD for Clause 22, PRTAD for Clause 45). See also
MFD & MFC in next table for DEVAD control in Clause 45.
BBT3420
相關PDF資料
PDF描述
BD3843FS-E2 IC SOUND PROCESSOR 6CH 24SSOP
BD9251FV-E2 IC PREAMP HBD PIR SENSOR 14-SSOP
BGF 104C E6327 IC HSMMC FILTER/ESD PROT S-WLP-6
BGF 104C E6328 IC HSMMC FILTER/ESD PROT WLP-16
BGF 110 E6327 IC MEMORY CARD PROTECT S-WLP-24
相關代理商/技術參數(shù)
參數(shù)描述
BBT3421 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:4 Channel Multi-rate Intelligent CMOS Re-Timer
BBT3821 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Octal 2.488Gbps to 3.187Gbps/ Lane Retimer
BBT3821-JH 功能描述:IC RE-TIMER OCTAL 192-BGA RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
BBT3821LP-JH 功能描述:IC RE-TIMER OCTAL 192-BGA RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
BBTEKIT 功能描述:剝線和切削工具 COMPR AND STRIP TOOL KIT FOR RG59 RG6 CBL RoHS:否 制造商:Molex 產(chǎn)品:Cable Strippers 類型: 描述/功能:Stripper