參數(shù)資料
型號(hào): AV80C52TXXX-20:D
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44
封裝: 1.40 MM HEIGHT, VQFP-44
文件頁數(shù): 5/134頁
文件大?。?/td> 3805K
102
8011Q–AVR–02/2013
ATmega164P/324P/644P
one allows the OC0A pin to toggle on Compare Matches if the WGM02 bit is set. This option is
not available for the OC0B pin (See Table 12-4 on page 105). The actual OC0x value will only
be visible on the port pin if the data direction for the port pin is set as output. The PWM wave-
form is generated by clearing (or setting) the OC0x Register at the Compare Match between
OCR0x and TCNT0 when the counter increments, and setting (or clearing) the OC0x Register at
Compare Match between OCR0x and TCNT0 when the counter decrements. The PWM fre-
quency for the output when using phase correct PWM can be calculated by the following
equation:
The N variable represents the prescale factor (1, 8, 64, 256, or 1024).
The extreme values for the OCR0A Register represent special cases when generating a PWM
waveform output in the phase correct PWM mode. If the OCR0A is set equal to BOTTOM, the
output will be continuously low and if set equal to MAX the output will be continuously high for
non-inverted PWM mode. For inverted PWM the output will have the opposite logic values.
At the very start of period 2 in Figure 12-7 OCnx has a transition from high to low even though
there is no Compare Match. The point of this transition is to guarantee symmetry around BOT-
TOM. There are two cases that give a transition without Compare Match.
OCR0A changes its value from MAX, like in Figure 12-7. When the OCR0A value is MAX the
OCn pin value is the same as the result of a down-counting Compare Match. To ensure
symmetry around BOTTOM the OCn value at MAX must correspond to the result of an up-
counting Compare Match.
The timer starts counting from a value higher than the one in OCR0A, and for that reason
misses the Compare Match and hence the OCn change that would have happened on the way
up.
12.8
Timer/Counter Timing Diagrams
The Timer/Counter is a synchronous design and the timer clock (clk
T0) is therefore shown as a
clock enable signal in the following figures. The figures include information on when Interrupt
Flags are set. Figure 12-8 contains timing data for basic Timer/Counter operation. The figure
shows the count sequence close to the MAX value in all modes other than phase correct PWM
mode.
Figure 12-8. Timer/Counter Timing Diagram, no Prescaling
Figure 12-9 shows the same timing data, but with the prescaler enabled.
f
OCnxPCPWM
f
clk_I/O
N 510
------------------
=
clk
Tn
(clk
I/O/1)
TOVn
clk
I/O
TCNTn
MAX - 1
MAX
BOTTOM
BOTTOM + 1
相關(guān)PDF資料
PDF描述
AT89C5131-TISIM 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PDSO28
AT89C51ED2-SLUIM 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC44
ATTINY13V-12SI 8-BIT, FLASH, 12 MHz, RISC MICROCONTROLLER, PDSO8
ATAR892X-YYY-TKSI 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20
AT75C221-CC-001 40 MHz, RISC PROCESSOR, PBGA256
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AV810 功能描述:HOME THEATER PREMIUM SURGE 8 OUT 制造商:tripp lite 系列:- 零件狀態(tài):有效 類型:Outlet Strip,Surge Protector 安裝類型:工作臺(tái),地面,墻壁 電流 - 最大值:15A 使用地區(qū):適用于北美地區(qū) 過載保護(hù):斷路器 連接器 - AC 輸入:NEMA 5-15R 連接器 - AC 輸出:NEMA 5-15R 電壓 - 輸入:120V 外殼材料:塑料 受保護(hù)的介質(zhì)線路:F 型同軸,RJ11 AC 插座:8 能量:3240J 電線長度:10'(3.05m) 認(rèn)可:FCC,IC,UL 特性:- 重量:* 標(biāo)準(zhǔn)包裝:6
AV8100EVAL01 制造商:ST Ericsson 功能描述:DSI TO HDMI EVALUATION BOARD. USB CONTROLLED - Bulk 制造商:ST-Ericsson 功能描述:DSI TO HDMI EVALUATION BOARD. USB CONTROLLED - Bulk
AV8100F)R 功能描述:IC TRANSMITTER HDMI ANLG 56VFBGA 制造商:st-ericsson inc 系列:- 包裝:托盤 零件狀態(tài):停產(chǎn) 類型:HDMI 發(fā)射器 應(yīng)用:便攜式設(shè)備 安裝類型:表面貼裝 封裝/外殼:56-VFBGA 供應(yīng)商器件封裝:56-VFBGA 標(biāo)準(zhǔn)包裝:4,860
AV8100F)RT 功能描述:IC TRANSMITTER HDMI ANLG 56VFBGA 制造商:st-ericsson inc 系列:- 包裝:帶卷(TR) 零件狀態(tài):停產(chǎn) 類型:HDMI 發(fā)射器 應(yīng)用:便攜式設(shè)備 安裝類型:表面貼裝 封裝/外殼:56-VFBGA 供應(yīng)商器件封裝:56-VFBGA 標(biāo)準(zhǔn)包裝:2,500
AV83C151C-12 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller