- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄125030 > AV80C52TXXX-20:D (ATMEL CORP) 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | AV80C52TXXX-20:D |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | 1.40 MM HEIGHT, VQFP-44 |
| 文件頁數(shù)： | 26/134頁 |
| 文件大小： | 3805K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁
121
8011Q–AVR–02/2013
ATmega164P/324P/644P
prevents the occurrence of odd-length, non-symmetrical PWM pulses, thereby making the out-
put glitch-free.
The OCRnx Register access may seem complex, but this is not case. When the double buffering
is enabled, the CPU has access to the OCRnx Buffer Register, and if double buffering is dis-
abled the CPU will access the OCRnx directly. The content of the OCR1x (Buffer or Compare)
Register is only changed by a write operation (the Timer/Counter does not update this register
automatically as the TCNT1 and ICR1 Register). Therefore OCR1x is not read via the high byte
temporary register (TEMP). However, it is a good practice to read the low byte first as when
accessing other 16-bit registers. Writing the OCRnx Registers must be done via the TEMP Reg-
ister since the compare of all 16 bits is done continuously. The high byte (OCRnxH) has to be
written first. When the high byte I/O location is written by the CPU, the TEMP Register will be
updated by the value written. Then when the low byte (OCRnxL) is written to the lower eight bits,
the high byte will be copied into the upper 8-bits of either the OCRnx buffer or OCRnx Compare
Register in the same system clock cycle.
For more information of how to access the 16-bit registers refer to ”Accessing 16-bit Registers”
13.7.1
Force Output Compare
In non-PWM Waveform Generation modes, the match output of the comparator can be forced by
writing a one to the Force Output Compare (FOCnx) bit. Forcing compare match will not set the
OCFnx Flag or reload/clear the timer, but the OCnx pin will be updated as if a real compare
match had occurred (the COMn1:0 bits settings define whether the OCnx pin is set, cleared or
toggled).
13.7.2
Compare Match Blocking by TCNTn Write
All CPU writes to the TCNTn Register will block any compare match that occurs in the next timer
clock cycle, even when the timer is stopped. This feature allows OCRnx to be initialized to the
same value as TCNTn without triggering an interrupt when the Timer/Counter clock is enabled.
13.7.3
Using the Output Compare Unit
Since writing TCNTn in any mode of operation will block all compare matches for one timer clock
cycle, there are risks involved when changing TCNTn when using any of the Output Compare
channels, independent of whether the Timer/Counter is running or not. If the value written to
TCNTn equals the OCRnx value, the compare match will be missed, resulting in incorrect wave-
form generation. Do not write the TCNTn equal to TOP in PWM modes with variable TOP
values. The compare match for the TOP will be ignored and the counter will continue to 0xFFFF.
Similarly, do not write the TCNTn value equal to BOTTOM when the counter is downcounting.
The setup of the OCnx should be performed before setting the Data Direction Register for the
port pin to output. The easiest way of setting the OCnx value is to use the Force Output Com-
pare (FOCnx) strobe bits in Normal mode. The OCnx Register keeps its value even when
changing between Waveform Generation modes.
Be aware that the COMnx1:0 bits are not double buffered together with the compare value.
Changing the COMnx1:0 bits will take effect immediately.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT89C5131-TISIM | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PDSO28 |
| AT89C51ED2-SLUIM | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC44 |
| ATTINY13V-12SI | 8-BIT, FLASH, 12 MHz, RISC MICROCONTROLLER, PDSO8 |
| ATAR892X-YYY-TKSI | 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20 |
| AT75C221-CC-001 | 40 MHz, RISC PROCESSOR, PBGA256 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AV810 | 功能描述:HOME THEATER PREMIUM SURGE 8 OUT 制造商:tripp lite 系列:- 零件狀態(tài):有效 類型:Outlet Strip，Surge Protector 安裝類型:工作臺，地面，墻壁 電流 - 最大值:15A 使用地區(qū):適用于北美地區(qū) 過載保護(hù):斷路器 連接器 - AC 輸入:NEMA 5-15R 連接器 - AC 輸出:NEMA 5-15R 電壓 - 輸入:120V 外殼材料:塑料 受保護(hù)的介質(zhì)線路:F 型同軸，RJ11 AC 插座:8 能量:3240J 電線長度:10'（3.05m） 認(rèn)可:FCC，IC，UL 特性:- 重量:* 標(biāo)準(zhǔn)包裝:6 |
| AV8100EVAL01 | 制造商:ST Ericsson 功能描述:DSI TO HDMI EVALUATION BOARD. USB CONTROLLED - Bulk 制造商:ST-Ericsson 功能描述:DSI TO HDMI EVALUATION BOARD. USB CONTROLLED - Bulk |
| AV8100F)R | 功能描述:IC TRANSMITTER HDMI ANLG 56VFBGA 制造商:st-ericsson inc 系列:- 包裝:托盤 零件狀態(tài):停產(chǎn) 類型:HDMI 發(fā)射器 應(yīng)用:便攜式設(shè)備 安裝類型:表面貼裝 封裝/外殼:56-VFBGA 供應(yīng)商器件封裝:56-VFBGA 標(biāo)準(zhǔn)包裝:4,860 |
| AV8100F)RT | 功能描述:IC TRANSMITTER HDMI ANLG 56VFBGA 制造商:st-ericsson inc 系列:- 包裝:帶卷（TR） 零件狀態(tài):停產(chǎn) 類型:HDMI 發(fā)射器 應(yīng)用:便攜式設(shè)備 安裝類型:表面貼裝 封裝/外殼:56-VFBGA 供應(yīng)商器件封裝:56-VFBGA 標(biāo)準(zhǔn)包裝:2,500 |
| AV83C151C-12 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。