- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄125030 > AV80C52TXXX-20:D (ATMEL CORP) 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | AV80C52TXXX-20:D |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | 1.40 MM HEIGHT, VQFP-44 |
| 文件頁數(shù)： | 31/134頁 |
| 文件大?。?/td> | 3805K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁
126
8011Q–AVR–02/2013
ATmega164P/324P/644P
value when the counter is running with none or a low prescaler value, there is a risk that the new
ICRn value written is lower than the current value of TCNTn. The result will then be that the
counter will miss the compare match at the TOP value. The counter will then have to count to the
MAX value (0xFFFF) and wrap around starting at 0x0000 before the compare match can occur.
The OCRnA Register however, is double buffered. This feature allows the OCRnA I/O location
to be written anytime. When the OCRnA I/O location is written the value written will be put into
the OCRnA Buffer Register. The OCRnA Compare Register will then be updated with the value
in the Buffer Register at the next timer clock cycle the TCNTn matches TOP. The update is done
at the same timer clock cycle as the TCNTn is cleared and the TOVn Flag is set.
Using the ICRn Register for defining TOP works well when using fixed TOP values. By using
ICRn, the OCRnA Register is free to be used for generating a PWM output on OCnA. However,
if the base PWM frequency is actively changed (by changing the TOP value), using the OCRnA
as TOP is clearly a better choice due to its double buffer feature.
In fast PWM mode, the compare units allow generation of PWM waveforms on the OCnx pins.
Setting the COMnx1:0 bits to two will produce a non-inverted PWM and an inverted PWM output
can be generated by setting the COMnx1:0 to three (see Table on page 133). The actual OCnx
value will only be visible on the port pin if the data direction for the port pin is set as output
(DDR_OCnx). The PWM waveform is generated by setting (or clearing) the OCnx Register at
the compare match between OCRnx and TCNTn, and clearing (or setting) the OCnx Register at
the timer clock cycle the counter is cleared (changes from TOP to BOTTOM).
The PWM frequency for the output can be calculated by the following equation:
The N variable represents the prescaler divider (1, 8, 64, 256, or 1024).
The extreme values for the OCRnx Register represents special cases when generating a PWM
waveform output in the fast PWM mode. If the OCRnx is set equal to BOTTOM (0x0000) the out-
put will be a narrow spike for each TOP+1 timer clock cycle. Setting the OCRnx equal to TOP
will result in a constant high or low output (depending on the polarity of the output set by the
COMnx1:0 bits.)
A frequency (with 50% duty cycle) waveform output in fast PWM mode can be achieved by set-
ting OCnA to toggle its logical level on each compare match (COMnA1:0 = 1). This applies only
if OCR1A is used to define the TOP value (WGM13:0 = 15). The waveform generated will have
a maximum frequency of f
OCnA = fclk_I/O/2 when OCRnA is set to zero (0x0000). This feature is
similar to the OCnA toggle in CTC mode, except the double buffer feature of the Output Com-
pare unit is enabled in the fast PWM mode.
13.9.4
Phase Correct PWM Mode
The phase correct Pulse Width Modulation or phase correct PWM mode (WGMn3:0 = 1, 2, 3,
10, or 11) provides a high resolution phase correct PWM waveform generation option. The
phase correct PWM mode is, like the phase and frequency correct PWM mode, based on a dual-
slope operation. The counter counts repeatedly from BOTTOM (0x0000) to TOP and then from
TOP to BOTTOM. In non-inverting Compare Output mode, the Output Compare (OCnx) is
cleared on the compare match between TCNTn and OCRnx while upcounting, and set on the
compare match while downcounting. In inverting Output Compare mode, the operation is
inverted. The dual-slope operation has lower maximum operation frequency than single slope
f
OCnxPWM
f
clk_I/O
N
1
TOP
+
-----------------------------------
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT89C5131-TISIM | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PDSO28 |
| AT89C51ED2-SLUIM | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC44 |
| ATTINY13V-12SI | 8-BIT, FLASH, 12 MHz, RISC MICROCONTROLLER, PDSO8 |
| ATAR892X-YYY-TKSI | 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20 |
| AT75C221-CC-001 | 40 MHz, RISC PROCESSOR, PBGA256 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AV810 | 功能描述:HOME THEATER PREMIUM SURGE 8 OUT 制造商:tripp lite 系列:- 零件狀態(tài):有效 類型:Outlet Strip，Surge Protector 安裝類型:工作臺，地面，墻壁 電流 - 最大值:15A 使用地區(qū):適用于北美地區(qū) 過載保護:斷路器 連接器 - AC 輸入:NEMA 5-15R 連接器 - AC 輸出:NEMA 5-15R 電壓 - 輸入:120V 外殼材料:塑料 受保護的介質(zhì)線路:F 型同軸，RJ11 AC 插座:8 能量:3240J 電線長度:10'（3.05m） 認可:FCC，IC，UL 特性:- 重量:* 標準包裝:6 |
| AV8100EVAL01 | 制造商:ST Ericsson 功能描述:DSI TO HDMI EVALUATION BOARD. USB CONTROLLED - Bulk 制造商:ST-Ericsson 功能描述:DSI TO HDMI EVALUATION BOARD. USB CONTROLLED - Bulk |
| AV8100F)R | 功能描述:IC TRANSMITTER HDMI ANLG 56VFBGA 制造商:st-ericsson inc 系列:- 包裝:托盤 零件狀態(tài):停產(chǎn) 類型:HDMI 發(fā)射器 應(yīng)用:便攜式設(shè)備 安裝類型:表面貼裝 封裝/外殼:56-VFBGA 供應(yīng)商器件封裝:56-VFBGA 標準包裝:4,860 |
| AV8100F)RT | 功能描述:IC TRANSMITTER HDMI ANLG 56VFBGA 制造商:st-ericsson inc 系列:- 包裝:帶卷（TR） 零件狀態(tài):停產(chǎn) 類型:HDMI 發(fā)射器 應(yīng)用:便攜式設(shè)備 安裝類型:表面貼裝 封裝/外殼:56-VFBGA 供應(yīng)商器件封裝:56-VFBGA 標準包裝:2,500 |
| AV83C151C-12 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。