參數(shù)資料
型號： AV80C51T-12R
廠商： TEMIC SEMICONDUCTORS
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44
文件頁數(shù)： 170/170頁
文件大?。?/td> 4133K
代理商： AV80C51T-12R
99
ATtiny4/5/9/10 [DATASHEET]
8127F–AVR–02/2013
The collision detection is enabled in transmit mode, when the output driver has been disabled. The data line should
now be kept high by the internal pull-up and it is monitored to see, if it is driven low by the external programmer. If
the output is read low, a collision has been detected.
There are some potential pit-falls related to the way collision detection is performed. For example, collisions cannot
be detected when the TPI physical layer transmits a bit-stream of successive logical zeros, or bit-stream of alter-
nating logical ones and zeros. This is because the output driver is active all the time, preventing polling of the
TPIDATA line. However, within a single frame the two stop bits should always be transmitted as logical ones,
enabling collision detection at least once per frame (as long as the frame format is not violated regarding the stop
bits).
The TPI physical layer will cease transmission when it detects a collision on the TPIDATA line. The collision is sig-
nalized to the TPI access layer, which immediately changes the physical layer to receive mode and goes to the
error state. The TPI access layer can be recovered from the error state only by sending a BREAK character.
14.3.10
Direction Change
In order to ensure correct timing of the half-duplex operation, a simple guard time mechanism has been added to
the physical layer. When the TPI physical layer changes from receive to transmit mode, a configurable number of
additional IDLE bits are inserted before the start bit is transmitted. The minimum transition time between receive
and transmit mode is two IDLE bits. The total IDLE time is the specified guard time plus two IDLE bits.
The guard time is configured by dedicated bits in the TPIPCR register. The default guard time value after the phys-
ical layer is initialized is 128 bits.
The external programmer looses control of the TPIDATA line when the TPI target changes from receive mode to
transmit. The guard time feature relaxes this critical phase of the communication. When the external programmer
changes from receive mode to transmit, a minimum of one IDLE bit should be inserted before the start bit is
transmitted.
14.4
Access Layer of Tiny Programming Interface
The TPI access layer is responsible for handling the communication with the external programmer. The communi-
cation is based on message format, where each message comprises an instruction followed by one or more byte-
sized operands. The instruction is always sent by the external programmer but operands are sent either by the
external programmer or by the TPI access layer, depending on the type of instruction issued.
The TPI access layer controls the character transfer direction on the TPI physical layer. It also handles the recov-
ery from the error state after exception.
The Control and Status Space (CSS) of the Tiny Programming Interface is allocated for control and status registers
in the TPI access Layer. The CSS consist of registers directly involved in the operation of the TPI itself. These reg-
ister are accessible using the SLDCS and SSTCS instructions.
The access layer can also access the data space, either directly or indirectly using the Pointer Register (PR) as the
address pointer. The data space is accessible using the SLD, SST, SIN and SOUT instructions. The address
pointer can be stored in the Pointer Register using the SLDPR instruction.
14.4.1
Message format
Each message comprises an instruction followed by one or more byte operands. The instruction is always sent by
the external programmer. Depending on the instruction all the following operands are sent either by the external
programmer or by the TPI.
The messages can be categorized in two types based on the instruction, as follows:
Write messages. A write message is a request to write data. The write message is sent entirely by the external
programmer. This message type is used with the SSTCS, SST, STPR, SOUT and SKEY instructions.
相關PDF資料
PDF描述
AF180C51T-16D 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44
AF180C51-30D 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44
AT80C51-25R 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP44
AS80C31-36D 8-BIT, 36 MHz, MICROCONTROLLER, PQCC44
AS80C51C-36D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44
相關代理商/技術參數(shù)
參數(shù)描述
AV810 功能描述:HOME THEATER PREMIUM SURGE 8 OUT 制造商:tripp lite 系列:- 零件狀態(tài):有效 類型:Outlet Strip，Surge Protector 安裝類型:工作臺，地面，墻壁 電流 - 最大值:15A 使用地區(qū):適用于北美地區(qū) 過載保護:斷路器 連接器 - AC 輸入:NEMA 5-15R 連接器 - AC 輸出:NEMA 5-15R 電壓 - 輸入:120V 外殼材料:塑料 受保護的介質(zhì)線路:F 型同軸，RJ11 AC 插座:8 能量:3240J 電線長度:10'（3.05m） 認可:FCC，IC，UL 特性:- 重量:* 標準包裝:6
AV8100EVAL01 制造商:ST Ericsson 功能描述:DSI TO HDMI EVALUATION BOARD. USB CONTROLLED - Bulk 制造商:ST-Ericsson 功能描述:DSI TO HDMI EVALUATION BOARD. USB CONTROLLED - Bulk
AV8100F)R 功能描述:IC TRANSMITTER HDMI ANLG 56VFBGA 制造商:st-ericsson inc 系列:- 包裝:托盤 零件狀態(tài):停產(chǎn) 類型:HDMI 發(fā)射器 應用:便攜式設備 安裝類型:表面貼裝 封裝/外殼:56-VFBGA 供應商器件封裝:56-VFBGA 標準包裝:4,860
AV8100F)RT 功能描述:IC TRANSMITTER HDMI ANLG 56VFBGA 制造商:st-ericsson inc 系列:- 包裝:帶卷（TR） 零件狀態(tài):停產(chǎn) 類型:HDMI 發(fā)射器 應用:便攜式設備 安裝類型:表面貼裝 封裝/外殼:56-VFBGA 供應商器件封裝:56-VFBGA 標準包裝:2,500
AV83C151C-12 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*