參數資料
型號： AV80C51T-12R
廠商： TEMIC SEMICONDUCTORS
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44
文件頁數： 125/170頁
文件大?。?/td> 4133K
代理商： AV80C51T-12R
58
ATtiny4/5/9/10 [DATASHEET]
8127F–AVR–02/2013
clock cycles. Note that the input of the noise canceler and edge detector is always enabled unless the Timer/Coun-
ter is set in a Waveform Generation mode that uses ICR0 to define TOP.
An Input Capture can be triggered by software by controlling the port of the ICP0 pin.
11.5.2
Noise Canceler
The noise canceler improves noise immunity by using a simple digital filtering scheme. The noise canceler input is
monitored over four samples, and all four must be equal for changing the output that in turn is used by the edge
detector.
The noise canceler is enabled by setting the Input Capture Noise Canceler (ICNC0) bit in Timer/Counter Control
Register B (TCCR0B). When enabled the noise canceler introduces additional four system clock cycles of delay
from a change applied to the input, to the update of the ICR0 Register. The noise canceler uses the system clock
and is therefore not affected by the prescaler.
11.5.3
Using the Input Capture Unit
The main challenge when using the Input Capture unit is to assign enough processor capacity for handling the
incoming events. The time between two events is critical. If the processor has not read the captured value in the
ICR0 Register before the next event occurs, the ICR0 will be overwritten with a new value. In this case the result of
the capture will be incorrect.
When using the Input Capture interrupt, the ICR0 Register should be read as early in the interrupt handler routine
as possible. Even though the Input Capture interrupt has relatively high priority, the maximum interrupt response
time is dependent on the maximum number of clock cycles it takes to handle any of the other interrupt requests.
Using the Input Capture unit in any mode of operation when the TOP value (resolution) is actively changed during
operation, is not recommended.
Measurement of an external signal’s duty cycle requires that the trigger edge is changed after each capture.
Changing the edge sensing must be done as early as possible after the ICR0 Register has been read. After a
change of the edge, the Input Capture Flag (ICF0) must be cleared by software (writing a logical one to the I/O bit
location). For measuring frequency only, the clearing of the ICF0 flag is not required (if an interrupt handler is
used).
11.6
Output Compare Units
The 16-bit comparator continuously compares TCNT0 with the Output Compare Register (OCR0x). If TCNT equals
OCR0x the comparator signals a match. A match will set the Output Compare Flag (OCF0x) at the next timer clock
cycle. If enabled (OCIE0x = 1), the Output Compare Flag generates an Output Compare interrupt. The OCF0x flag
is automatically cleared when the interrupt is executed. Alternatively the OCF0x flag can be cleared by software by
writing a logical one to its I/O bit location. The Waveform Generator uses the match signal to generate an output
according to operating mode set by the Waveform Generation mode (WGM03:0) bits and Compare Output mode
(COM0x1:0) bits. The TOP and BOTTOM signals are used by the Waveform Generator for handling the special
cases of the extreme values in some modes of operation (“Modes of Operation” on page 61).
A special feature of Output Compare unit A allows it to define the Timer/Counter TOP value (i.e., counter resolu-
tion). In addition to the counter resolution, the TOP value defines the period time for waveforms generated by the
Waveform Generator.
Figure 11-6 on page 59 shows a block diagram of the Output Compare unit. The small “n” in the register and bit
names indicates the device number (n = 0 for Timer/Counter 0), and the “x” indicates Output Compare unit (A/B).
The elements of the block diagram that are not directly a part of the Output Compare unit are gray shaded.
相關PDF資料
PDF描述
AF180C51T-16D 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44
AF180C51-30D 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44
AT80C51-25R 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP44
AS80C31-36D 8-BIT, 36 MHz, MICROCONTROLLER, PQCC44
AS80C51C-36D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44
相關代理商/技術參數
參數描述
AV810 功能描述:HOME THEATER PREMIUM SURGE 8 OUT 制造商:tripp lite 系列:- 零件狀態(tài):有效 類型:Outlet Strip，Surge Protector 安裝類型:工作臺，地面，墻壁 電流 - 最大值:15A 使用地區(qū):適用于北美地區(qū) 過載保護:斷路器 連接器 - AC 輸入:NEMA 5-15R 連接器 - AC 輸出:NEMA 5-15R 電壓 - 輸入:120V 外殼材料:塑料 受保護的介質線路:F 型同軸，RJ11 AC 插座:8 能量:3240J 電線長度:10'（3.05m） 認可:FCC，IC，UL 特性:- 重量:* 標準包裝:6
AV8100EVAL01 制造商:ST Ericsson 功能描述:DSI TO HDMI EVALUATION BOARD. USB CONTROLLED - Bulk 制造商:ST-Ericsson 功能描述:DSI TO HDMI EVALUATION BOARD. USB CONTROLLED - Bulk
AV8100F)R 功能描述:IC TRANSMITTER HDMI ANLG 56VFBGA 制造商:st-ericsson inc 系列:- 包裝:托盤 零件狀態(tài):停產 類型:HDMI 發(fā)射器 應用:便攜式設備 安裝類型:表面貼裝 封裝/外殼:56-VFBGA 供應商器件封裝:56-VFBGA 標準包裝:4,860
AV8100F)RT 功能描述:IC TRANSMITTER HDMI ANLG 56VFBGA 制造商:st-ericsson inc 系列:- 包裝:帶卷（TR） 零件狀態(tài):停產 類型:HDMI 發(fā)射器 應用:便攜式設備 安裝類型:表面貼裝 封裝/外殼:56-VFBGA 供應商器件封裝:56-VFBGA 標準包裝:2,500
AV83C151C-12 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*