- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381310 > AS4LC8M8S0-75TC (ALLIANCE SEMICONDUCTOR CORP) 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | AS4LC8M8S0-75TC |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| 中文描述： | 8M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| 封裝： | 0.400 INCH, PLASTIC, TSOP2-54 |
| 文件頁數(shù)： | 3/24頁 |
| 文件大?。?/td> | 566K |
| 代理商： | AS4LC8M8S0-75TC |
AS4LC8M8S0
AS4LC4M16S0
7/5/00
ALLIANCE SEMICONDUCTOR
3
Pin descriptions
Pin
Name
Description
CLK
System clock
All operations synchronized to rising edge of CLK. It also increments
the burst counters.
Controls CLK input. If CKE is high, the next CLK rising edge is valid.
If CKE is low, the internal clock is suspended from the next clock
cycle and the burst address and output states are frozen. Pulling CKE
low has the following effects:
all banks idle: Precharge power down and Self refresh.
row active in any bank: Active power down.
burst/access in progress: Clock suspend.
CKE
Clock enable
When in Power down or Self refresh mode, CKE becomes
asynchronous until exiting the mode.
Enables or disables device operation by masking or enabling all inputs
except CLK, CKE, UDQM/LDQM (
×
16), DQM (
×
8).
Row and column addresses are multiplexed. Row address: A0~A11.
Column address (8M
×
8): A0~A8. Column address (4M
×
16):
A0~A7.
Memory cell array is organized in 4 banks. BA0 and BA1 select which
internal bank will be active during activate, read, write, and
precharge operations.
Enables row access and precharge operation. When
RAS
is low, row
address is latched at the rising edge of CLK.
Column address strobeEnables column access. When CAS is low, starting column address for
the burst access operation is latched at the rising edge of the CLK.
Write enable
Enables write operation and row precharge operation.
Controls I/O buffers. When DQM is high, output buffers are disabled
during a read operation and input data is masked during a write
operation. DQM latency is 2 clocks for Read and 0 clocks for Write.
For
×
16, LDQM controls lower byte (DQ0–7) and UDQM controls
upper byte (DQ8–15). For
×
8, only one DQM controls the 8 DQs.
UDQM and LDQM are considered same state when referenced as
DQM.
Data inputs/outputs are multiplexed. Data bus for 8M
×
8 is
DQ0~DQ7 only.
Power supply/ground Power and ground for core logic and input buffers.
Data output power/
ground
CS
Chip select
A0~A11
Address
BA0, BA1
Bank select
RAS
Row address strobe
CAS
WE
×
8: DQM
×
16: UDQM/LDQM
Output disable/ write
mask
DQ0~DQ15
Data input/output
V
DD
/V
SS
V
DDQ
/V
SSQ
Power and ground for data output buffers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AS4LC8M8S0-8TC | 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| AS4LC4M4E0 | 4M × 4 CMOS DRAM (EDO) Family(4M × 4 CMOS動態(tài)RAM（擴展數(shù)據(jù)總線）系列) |
| AS4LC4M4E1 | 4M × 4 CMOS DRAM (EDO) Family(4M × 4 CMOS動態(tài)RAM（擴展數(shù)據(jù)總線）系列) |
| AS5020 | 6-BIT MAGNETIC ANGULAR POSITION ENCODER WITH SERIAL INTERFACE |
| AS5020T | 6-BIT MAGNETIC ANGULAR POSITION ENCODER WITH SERIAL INTERFACE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS4LC8M8S0-8TC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| AS4PD | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:High Current Density Standard Avalanche Surface Mount Rectifiers |
| AS-4PD | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:SURFACE MOUNT MICROPROCESSOR CRYSTAL |
| AS4PDHM3/86A | 功能描述:整流器 4A 200V RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復時間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
| AS4PDHM3/87A | 功能描述:DIODE STD 4A 200V SMPC RoHS:是 類別:分離式半導體產(chǎn)品 >> 單二極管/整流器 系列:eSMP™ 標準包裝:100 系列:- 二極管類型:標準 電壓 - (Vr)（最大）:50V 電流 - 平均整流 (Io):6A 電壓 - 在 If 時為正向 (Vf)（最大）:1.4V @ 6A 速度:快速恢復 = 200mA（Io） 反向恢復時間(trr):300ns 電流 - 在 Vr 時反向漏電:15µA @ 50V 電容@ Vr, F:- 安裝類型:底座，接線柱安裝 封裝/外殼:DO-203AA，DO-4，接線柱 供應商設(shè)備封裝:DO-203AA 包裝:散裝 其它名稱:*1N3879 |
發(fā)布緊急采購，3分鐘左右您將得到回復。