
AS-Interface Slave IC
AS2702 (SAP4.1)
Rev. C, January 2001
Page 6 of 18
F6XSSO\SLQ/7*3
Positive supply pin connected to positive AS-interface bus line and clamped relative to neg.
supply pin / ground LTGN as described under Recommended Operating Conditions.
VLTGP and ILTG specified under Recommended Operating Conditions as well.
6\PERO
VSIG
3DUDPHWHU
VPP of sin2-data-pulses
on top of dc supply voltage
Input impedance
between 50 kHz and 300 kHz
PLQ
3
PD[
8QLW
1RWH
8
V
Z
40
pF
CCDC = 100 nF
1
1
1
18
50
kOhm
mH
Note:
1
Input equivalent circuit is parallel arrangement of C, R and L
G%XIIHUSLQ&'&
An external buffer capacitor with a recommended value of 100 nF should be connected to this
pin to ensure a sufficiently high input impedance Z at power supply pin LTGP.
Voltage at this pin can be as high as VLTGP.
H1RP9SRZHUVXSSO\RXWSXW8287
The supply output voltage at UOUT is directly derived from VLTGP and regulated to a level
with an offset of about - 6V relative to VLTGP.
UOUT provides bias to the sensors and actuators circuitry connected to the slave device as
well as to the LEDs connected to outputs LED1 and LED2.
UOUT is equipped with a thermal overload protection, which foresees that VUOUT is switched
off as soon as the slave device’s substrate temperature TJ passes a threshold value in the
range of (155 -+ 20)°C.
After TJ has come down and has passed a temperature threshold about (15 -+ 5)°C lower
than (155 -+ 20)°C and after a consecutive minimum delay of 1 s has elapsed, VUOUT is
switched on again.
6\PERO
VUOUT
3DUDPHWHU
Power supply output voltage
PLQ
PD[
VLTGP -
5.3V
50
10.5
8QLW
1RWH
VLTGP -
6.3V
V
IUOUT
VCOMOFF
Load current
UOUT voltage level
below which data transmission
is inhibited
Buffer capacitor
mA
V
1
9.5
CUOUT
10
μF
2
Notes:
1
In case IUOUT > 40 mA and presence of sin2-data pulses on LTGP