- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364678 > AN1816 (飛思卡爾半導(dǎo)體(中國)有限公司) USING THE HC912B32 TO IMPLEMENT THE DISTRIBUTED SYSTEMS INTERFACE (DSI) PROTOCOL PDF資料下載
參數(shù)資料
| 型號： | AN1816 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 英文描述： | USING THE HC912B32 TO IMPLEMENT THE DISTRIBUTED SYSTEMS INTERFACE (DSI) PROTOCOL |
| 中文描述： | 使用本HC912B32為實施分布式系統(tǒng)接口（DSI）協(xié)議 |
| 文件頁數(shù)： | 13/24頁 |
| 文件大?。?/td> | 332K |
| 代理商： | AN1816 |
AN1816
13
SOFTWARE DESIGN
Figure 12 SPI Burst Transfer Example
When CS is driven low by the HC912B32, the MC68HC55 SPI
Peripheral is enabled and the first SPI transfer after this is a command
transfer. Bit7 of this command determines if it is a read (0) or a write (1)
command. Bits[2:0] specify the address of one of the eight MC68HC55
registers and an internal pointer is established. Data sent back to the
HC912B32 from the MC68HC55 during a command transfer is read data
from the adress previously pointed to (this would be all zeros for the first
transfer after reset). Any additional transfers result in a write-to or
read-from successive registers in the MC68HC55. The internal register
pointer is incremented at the end of the transfer and will roll over from 7
(111) to 0(000). CS remains low throughout the whole burst sequence
and is driven high at the end by the HC912B32. Possible software
routines to perform the SPI set-up and to control the transfer of data in
SPI burst mode are shown in the source code detailed in functions
InitSpi and SpiBurst in
Appendix 1 - Source Code
.
Initialisation of
the MC68HC55
SPI Peripheral’s
Registers
Table 2 DSI Registers
shows the MC68HC55 registers. The HC912B32
can read-from or write-to the MC68HC55’s seven registers through the
SPI interface. Data to be transferred to the slave nodes is written into the
CLK
DI
DO
CS*
COMMAND – WRT (000)
WRITE DSI0L (001)
WRITE DSI0H (000)
ZEROS (1
ST
transfer after reset)
READ DSI0L (001)
READ DSI0H (000)
DSI0H
- Data Access for DSI/D Channel 0 (high byte)
address -
000
Bit 7
6
5
4
3
2
1
Bit 0
Bit-15
Bit-14
Bit-13
Bit-12
Bit-11
Bit-10
Bit-9
Bit-8
High
DSI0L
- Data Access for DSI/D Channel 0 (low byte)
address -
001
Bit 7
6
5
4
3
2
1
Bit 0
Bit-7
Bit-6
Bit-5
Bit-4
Bit-3
Bit-2
Bit-1
Bit-0
Low
Table 2 DSI Registers
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AN2104 | Using Background Debug Mode for the M68HC12 Family |
| AN2154FAP | TV/Video Signal Processor |
| AN22011A | For Video·Audio - MD |
| AN2241 | Video Camera Circuit |
| AN2250S | Video Camera Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AN18164B | 制造商:PANASONIC 制造商全稱:Panasonic Semiconductor 功能描述:Car Radio FM/AM tuner IC built-in PLL synthesizer |
| AN18165B | 制造商:PANASONIC 制造商全稱:Panasonic Semiconductor 功能描述:FM-MPX demodulation / FM noise canceller for car radio |
| AN18202A | 制造商:PANASONIC 制造商全稱:Panasonic Semiconductor 功能描述:Audio Video SW for TV with multi-signal input output |
| AN18207A | 制造商:PANASONIC 制造商全稱:Panasonic Semiconductor 功能描述:Tuner IC for home-audio stereo set |
| AN18208A | 制造商:PANASONIC 制造商全稱:Panasonic Semiconductor 功能描述:Tuner IC for home-audio stereo set |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。