- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366551 > AM79C976 (Advanced Micro Devices, Inc.) PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C976 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| 中文描述： | PCnet -專(zhuān)業(yè)⑩個(gè)10/100Mbps PCI以太網(wǎng)控制器 |
| 文件頁(yè)數(shù)： | 86/309頁(yè) |
| 文件大?。?/td> | 2070K |
| 代理商： | AM79C976 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)當(dāng)前第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)第305頁(yè)第306頁(yè)第307頁(yè)第308頁(yè)第309頁(yè)
86
Am79C976
8/01/00
P R E L I M I N A R Y
To control the auto-negotiation process, the Network
Port Manager generates MII Management Frames to
execute the procedure described below. (See
Appen-
dix B, MII Management Registers,
for the MII register
bit descriptions.)
The Network Port Manager is held in the IDLE state
while H_RESET is asserted, while the EEPROM is
being read and while the DISPM bit is set. When none
of these conditions are true, the Network Port Manager
proceeds through the following steps:
1. If XPHYRST is set, write to the PHY
’
s Control Reg-
ister (R0) to set the Soft Reset bit and cause the
PHY to reset. The Network Port Manager then peri-
odically reads the PHY
’
s Control Register (R0) until
the reset is complete.
2. If XPHYRST is not set or after the PHY reset is com-
plete, the PHY
’
s Status Register (R1) is read.
3. If the PHY
’
s Auto-Negotiation Ability bit (R1, bit 3) is
0 or if the XPHYANE bit in the Control2 Register is
0, write to the PHY
’
s Control Register (R0) to dis-
able auto-negotiation and set the speed and duplex
mode to the values specified by the XPHYSP and
XPHYFD bits in the Control2 Register
“
and
”
ed with
the appropriate bits from the PHY's Technology
Ability Field. Then proceed to step 8.
4. Otherwise write to the Auto-Negotiation Advertise-
ment Register (R4). Bits A0 to A5 of Technology
Ability field of R4 are taken from bits 15 to 11 in R1.
Bit A6 of the Technology Ability field indicates the
MAC's ability to respond to MAC Control Pause
frames. This bit is set equal to the value of the Ne-
gotiate Pause Ability (NPA) bit in the Flow Control
Register. The Next Page, Acknowledge, and Re-
mote Fault bits are set to 0, and the Selector Field
is set to 00001 to indicate IEEE Std 802.3.
5. Write to the Control Register (R0) to restart Auto-
negotiation.
6. Poll R1 until the Auto-Negotiation Complete bit is
set to 1.
7. Read the Auto-Negotiation Link Partner Ability Reg-
ister (R5). Set the MAC's speed, duplex mode, and
pause ability to the highest priority mode that is
common to both PHY devices.
8. Poll R1 until the Link Status bit is 1. If Link Status is
not found to be 1 after two polls at 900 ms intervals,
go back to step 1.
9. Poll R1 at intervals of about 900 ms until the Link
Status bit is 0. Go to step 8.
When Auto-Negotiation is complete, the Network Port
Manager examines the MF Preamble Suppression bit
in PHY register 1. If this bit is set, the Network Port
Manager suppresses preambles on all frames that it
sends until one of the following events occurs:
I
&
I
*!"9"*,:; <
I
"
I
=!>
A complete bit description of the MII and Auto-
Negotiation registers can be found in Appendix B.
The Network Port Manager is not disabled when the
MDIO pin is held low when the MII Management Inter-
face is idle. If no PHY is connected, reads of the exter-
nal PHY's registers will result in read errors, causing
the MREINT interrupt to be asserted.
-+#'0.>*(
The MII Management Interface (MDC and MDIO) can
be used to manage more than one external PHY de-
vice. The external PHY devices may or may not be con-
nected to the Am79C976 controller
’
s MII bus. For
example, two PHY devices can be connected to the
Am79C976 controller
’
s MII bus so that the MAC can
communicate over either a twisted-pair cable or a fiber-
optic link. Conversely, several Am79C976 controllers
may share a single integrated circuit that contains sev-
eral PHY devices with separate MII busses but with
only one MII Management bus. In this case, the MII
Management Interface of one Am79C976 controller
could be used to manage PHY devices connected to
different Am79C976 controllers.
If more than one PHY device is connected to the MII
bus, only one PHY device is allowed to be enabled at
any one time. Since the Network Port Manager can not
detect the presence of more than one PHY on the MII
bus, the host CPU is responsible for making sure that
only one PHY is enabled. The host CPU can use the
PHY Access Register to set the Isolate bit in the Con-
trol Register (Register 0, bit 10) of any PHY that needs
to be disabled.
'+###!(
The Port Manager normally sets up the speed, duplex
mode, and flow control (pause) ability of the MAC
based on the results of auto-negotiation. However, it is
possible to operate the Am79C976 device with no MII
Management Interface connection, in which case the
Port Manager is not able to start the auto-negotiation
process or set up the MAC-based on auto-negotiation
results. This may happen if the Am79C976 controller is
connected to a multi-PHY device that has only one MII
Management Interface that is shared among several
PHYs.
If the Am79C976 controller is operating without a MII
Management Interface connection to its external PHY,
the host CPU can force the MAC into the desired state
by setting the DISPM bit in CMD3 Register to 1 to dis-
able the Port Manager, then writing to the following bits:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C976KIW | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C976KCW | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C978AKCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978AVCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978 | Single-Chip 1/10 Mbps PCI Home Networking Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C976KC | 制造商:Rochester Electronics LLC 功能描述:METRIC PLASTIC QUAD-RING - Bulk |
| AM79C976KCW | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C976KD | 制造商:Advanced Micro Devices 功能描述:ETHERNET:MEDIA ACCESS CONTROLLER (MAC) |
| AM79C976KF | 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP |
| AM79C976KI | 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。