- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366551 > AM79C976 (Advanced Micro Devices, Inc.) PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller PDF資料下載
參數(shù)資料
| 型號： | AM79C976 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| 中文描述： | PCnet -專業(yè)⑩個(gè)10/100Mbps PCI以太網(wǎng)控制器 |
| 文件頁數(shù)： | 84/309頁 |
| 文件大小： | 2070K |
| 代理商： | AM79C976 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁當(dāng)前第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁
84
Am79C976
8/01/00
P R E L I M I N A R Y
To generate a non-blocking read from a PHY register
the host CPU specifies the address of the external PHY
device in the PHY_ADDR field and the PHY register
number in the PHY_REG_ADDR field of the PHY Ac-
cess Register and sets the PHY_NBLK_RD_CMD bit.
The host CPU can then poll the register until the
PHY_CMD_DONE bit is 1, or it can wait for the MII
Management Command Complete Interrupt (MCCINT
in the Int0 Register). When the PHY_CMD_DONE bit
is 1, the PHY_DATA field contains the data read from
the specified external PHY register. If an error occurs in
the read operation, the MII Management Read Error In-
terrupt (MREINT) bit in the Interrupt0 Register is set,
and if the corresponding enable bit is set (MREINTE in
the Interrupt Enable Register), the host CPU is inter-
rupted.
To generate a blocking read, the host CPU uses the
same procedure as it does for a non-blocking read, ex-
cept that it sets the PHY_BLK_RD_CMD bit rather than
the PHY_NBLK_RD_CMD bit, and it can poll the PHY
Access Register until the PHY_CMD_DONE bit is set.
The host CPU must not set both the
PHY_BLK_RD_CMD bit and the PHY_NBLK_RD_CMD
bit at the same time.
The host CPU must not attempt a second PHY register
access until the first access is complete. When the ac-
cess is complete, the PHY_CMD_DONE bit in the PHY
Access Register and the MII Management Command
Complete Interrupt (MCCINT) bit in the Interrupt Reg-
ister will be set to 1, and if the corresponding enable bit
is set, the host CPU will be interrupted. The host can
either wait for this interrupt, or it can use some other
method to guarantee that it waits for a long enough
time. Note that with a 2.5 MHz MDC clock it takes about
27 μs to transmit a management frame with a pream-
ble. However, if the Auto-Poll or Port Manager ma-
chines are active, there may be a delay in sending a
host generated management frame while other frames
are sent. Under these conditions, the host should al-
ways check for command completion.
For an MII Management Frame transmitted as the re-
sult of a host CPU access to the PHY Access Register,
preamble suppression is controlled by the Preamble
Suppression bit (PRE_SUP) in the PHY Access Regis-
ter. If this bit is set to 1 the preamble will be sup-
pressed. Otherwise, the frame will include a preamble.
The host CPU should only set the Preamble Suppres-
sion bit when accessing a register in a PHY device that
is known to be able to accept management frames
without preambles. For PHY devices that comply with
Clause 22 of IEEE Std 802.3, bit 6 of PHY Register 1 is
fixed at 1 if the PHY will accept management frames
with the preamble suppressed.
MII Management Frames transmitted as the result of a
host CPU accesses to the legacy BCR33 and BCR34
registers are always sent with preambles.
See
Appendix B, MII Management Registers,
for de-
scriptions of the standard registers that are found in
IEEE 802.3 compatible devices.
-0#(+
As defined in the IEEE 802.3 standard, the external
PHY attached to the Am79C976 controller
’
s MII has no
way of communicating important timely status informa-
tion back to the Am79C976 controller. Unless it polls
the external PHY
’
s status register, the Am79C976 con-
troller has no way of knowing that an external PHY has
undergone a change in status. Although it is possible
for the host CPU to poll registers in external PHY de-
vices, the Am79C976 controller simplifies this process
by implementing an automatic polling function that pe-
riodically polls up to 6 user-selected PHY registers and
interrupts the host CPU if the contents of any of these
registers change.
The automatic polling of PHY registers is controlled by
six 16-bit Auto-Poll registers, AUTOPOLL0 to
AUTOPOLL5. By writing to the Auto-Poll registers, the
user can independently define the PHY addresses and
register numbers for six external PHY registers. The
registers are not restricted to a single PHY device. In
the Auto-Poll registers there is an enable bit for each of
the selected PHY registers. When the host CPU sets
one of these enable bits, the Auto-Poll logic reads the
corresponding PHY register and stores the result in the
corresponding Auto-Poll Data Register. (There is one
Auto-Poll Data register for each of the six PHY regis-
ters.) Thereafter, at each polling interval, the Auto-Poll
logic compares the current contents of the selected
PHY register with the corresponding Auto-Poll Data
Register. If it detects a change, it sets the MII Manage-
ment Auto-Poll Interrupt (MAPINT) in the Interrupt Reg-
ister, which causes an interrupt to the host CPU (if that
interrupt is enabled).
Note that when the host CPU writes to one of the Auto-
Poll Registers the contents of the associated Auto-Poll
Data Register are considered to be invalid during the
next polling cycle so that the next polling cycle updates
the appropriate Auto-Poll Data Register without caus-
ing an interrupt.
When the contents of one of the selected PHY regis-
ters changes, the corresponding Auto-Poll Data Regis-
ter is updated so that another interrupt will occur when
the data changes again.
Auto-Poll Register 0 differs from the other Auto-Poll
Registers in several ways. The PHY address
(AP_PHY0_ADDR) field of this register defines the de-
fault PHY address that is used by both the Auto-Poll
State Machine and the Network Port Manager. The
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C976KIW | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C976KCW | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C978AKCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978AVCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978 | Single-Chip 1/10 Mbps PCI Home Networking Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C976KC | 制造商:Rochester Electronics LLC 功能描述:METRIC PLASTIC QUAD-RING - Bulk |
| AM79C976KCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C976KD | 制造商:Advanced Micro Devices 功能描述:ETHERNET:MEDIA ACCESS CONTROLLER (MAC) |
| AM79C976KF | 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP |
| AM79C976KI | 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。