- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366551 > AM79C976 (Advanced Micro Devices, Inc.) PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller PDF資料下載
參數(shù)資料
| 型號： | AM79C976 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| 中文描述： | PCnet -專業(yè)⑩個10/100Mbps PCI以太網(wǎng)控制器 |
| 文件頁數(shù)： | 102/309頁 |
| 文件大小： | 2070K |
| 代理商： | AM79C976 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁當(dāng)前第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁
102
Am79C976
8/01/00
P R E L I M I N A R Y
ternal pointers to the current descriptors will be lost,
and the Am79C976 controller will not start where it left
off.
If Magic Packet mode is disabled by the assertion of
PG, then in order to immediately re-enable Magic
Packet mode, the PG pin must remain asserted for at
least 200 ns before it is deasserted. If Magic Packet
mode is disabled by clearing the register bits, then it
may be immediately re-enabled by setting MPEN_EE
or MPEN_SW back to 1.
The PCI bus interface clock (CLK) is not required to be
running while the device is operating in Magic Packet
mode. Either of the INTA, the LED pins, RWU, or the
PME signal may be used to indicate the receipt of a
Magic Packet frame when the CLK is stopped.
,""
In the OnNow Pattern Match Mode, the Am79C976
controller compares the incoming packets with up to
eight patterns stored in the Pattern Match RAM (PMR).
The stored patterns can be compared with part or all of
incoming packets, depending on the pattern length and
the way the PMR is programmed. When a pattern
match has been detected, then PMAT_DET bit (STAT0,
bit 12) is set. This causes the PME_STATUS bit
(PMCSR, bit 15) to be set, which in turn will assert the
PME pin if the PME_EN bit (PMCSR, bit 8) is set.
Pattern Match mode is enabled by setting the
PMAT_MODE bit (CMD7,bit 3).The RUN bit (CMD0, bit
0) and RX.SUSPEND bit (CMD0, bit 3) must also be
set. If using the legacy registers, STRT (CSR0, bit 1)
and SPND (CSR5, bit 0) must be set. Because Pattern
Match mode must be configured by software, it is not
possible to enable Pattern Match mode directly from
the EEPROM.
""&"'
The PMR is organized as an array of 64 words by 40
bits as shown in Figure 45. The PMR is programmed
indirectly through the PMAT0 and PMAT1 registers. For
compatibility with legacy controllers, the PMR may also
be programmed through BCR45, BCR46, and BCR47.
Pattern Match mode must be disabled (PMAT_MODE
bit cleared) to allow reading or writing the PMR.
A write access to the PMR begins with a write to the
PMAT0 register. Bits 6:0 of PMAT0 specify the address
in the PMR and bits 31:8 contain the data to be written
to bits 23:0 of the specified address in the PMR. This is
followed by a write to the PMAT1 register, with bits 15:0
of PMAT1 containing the data to be written to bits 39:24
of the specified address in the PMR. The actual write to
the PMR occurs when PMAT1 is written.
A read access to the PMR also begins with a write to
the PMAT0 register. Bits 6:0 of PMAT0 specify the ad-
dress in the PMR to be read and the remaining bits of
PMAT0 are ignored. This write is followed by a read of
PMAT0, which returns bits 23:0 of PMR in bit positions
31:8 and a read of PMAT1, which returns bits 39:24 of
PMR in bit positions 15:0. These reads may be done in
any order.
The first two 40-bit words in the PMR serve as pointers
and contain enable bits for the eight possible match
patterns. The remainder of the RAM contains the
match patterns and associated match pattern control
bits. Byte 0 of the first word contains the Pattern Enable
bits. Any bit position set in this byte enables the corre-
sponding match pattern in the PMR. As an example, if
bit 3 is set, then Pattern 3 is enabled for matching.
Bytes 1 to 4 in the first word are pointers to the begin-
ning of the patterns 0 to 3, and bytes 1 to 4 in the sec-
ond word are pointers to the beginning of the patterns
4 to 7, respectively. Byte 0 of the second word has no
function associated with it. Byte 0 of words 2 to 63 is
the Control Field of the PMR. Bit 7 of this field is the
End of Pattern (EOP) bit. When this bit is set, it indi-
cates the end of a pattern in the PMR.
Bits 6-4 of the Control Field byte are the SKIP bits. The
value of the SKIP field indicates the number of the
Dwords to be skipped before the pattern in this PMR
word is compared with data from the incoming frame. A
maximum of seven Dwords may be skipped. Bits 3-0 of
the Control Field byte are the MASK bits. These bits
correspond to the pattern match bytes 3-0 of the same
PMR word (PMR bytes 4-1). If bit n of this field is 0, then
byte n of the corresponding pattern word is ignored. If
this field is programmed to 3, then bytes 0 and 1 of the
pattern match field (bytes 2 and 1 of the word) are used
and bytes 3 and 2 are ignored in the pattern matching
operation.
The contents of the PMR are not affected by any reset.
The contents are undefined after a power-up reset
(POR).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C976KIW | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C976KCW | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C978AKCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978AVCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978 | Single-Chip 1/10 Mbps PCI Home Networking Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C976KC | 制造商:Rochester Electronics LLC 功能描述:METRIC PLASTIC QUAD-RING - Bulk |
| AM79C976KCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C976KD | 制造商:Advanced Micro Devices 功能描述:ETHERNET:MEDIA ACCESS CONTROLLER (MAC) |
| AM79C976KF | 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP |
| AM79C976KI | 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。