- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C90PCTR (Advanced Micro Devices, Inc.) CMOS Local Area Network Controller for Ethernet (C-LANCE) PDF資料下載
參數(shù)資料
| 型號： | AM79C90PCTR |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | CMOS Local Area Network Controller for Ethernet (C-LANCE) |
| 中文描述： | 的CMOS局域網(wǎng)控制器（丙應(yīng)聘以太網(wǎng)） |
| 文件頁數(shù)： | 7/62頁 |
| 文件大?。?/td> | 437K |
| 代理商： | AM79C90PCTR |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
Am79C90
7
P R E L I M I N A R Y
READ
(Input/Output, Three-State)
Indicates the type of operation to be performed in the
current bus cycle. This signal is an output when the
C-LANCE is a Bus Master.
High — Data is taken off the DAL lines by the
C-LANCE.
Low — Data is placed on the DAL lines by the
C-LANCE.
The signal is an input when the C-LANCE is a Bus
Slave.
High — Data is placed on the DAL lines by the
C-LANCE.
Low — Data is taken off the DAL lines by the
C-LANCE.
READY
(Input/Output, Open Drain)
When the C-LANCE is a Bus Master, READY is an
asynchronous acknowledgment from the bus memory
that it will accept data in a WRITE cycle or that it has
put data on the DAL lines in a READ cycle.
As a Bus Slave, the C-LANCE asserts READY when it
has put data on the DAL lines during a READ cycle or
is about to take data off the DAL lines during a write
cycle. READY is a response to DAS and will return High
after DAS has gone High. READY is an input when the
C-LANCE is a Bus Master and an output when the
C-LANCE is a Bus Slave.
RENA
Receive Enable (Input)
A logical input that indicates the presence of carrier on
the channel.
RESET
Reset (Input)
Reset causes the C-LANCE to cease operation, clear
its internal logic, force all three-state buffers to the high-
impedance state, and enter an idle state with the stop
bit of CSR0 set. It is recommended that a 3.3 k
resistor be connected to this pin.
RX
Receive (Input)
Receive Input Bit Stream.
TCLK
Transmit Clock (Input)
10 MHz clock.
TENA
Transmit Enable (Output)
Transmit Output Bit Stream enable. When asserted, it
enables valid transmit output (TX).
TX
Transmit (Output)
Transmit Output Bit Stream.
V
DD
Power Supply Pin +5 V
±
5%
It is recommended that 0.1
capacitors be used between V
V
SS
Ground
Pin 1 and 24 (48-Pin DlPs) should be connected
together externally, as close to the chip as possible.
pullup
μ
F and 10
and V
μ
F decoupling
.
DD
SS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C930 | PCnet-Mobile Single-Chip Wireless LAN Media Access Controller |
| AM79C930VCW | PCnet-Mobile Single-Chip Wireless LAN Media Access Controller |
| AM79C940VCW | Media Access Controller for Ethernet (MACE) |
| AM79C940 | Media Access Controller for Ethernet (MACE) |
| AM79C940JCW | Media Access Controller for Ethernet (MACE) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C90WW WAF | 制造商:Advanced Micro Devices 功能描述: |
| AM79C930 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-Mobile Single-Chip Wireless LAN Media Access Controller |
| AM79C930EVAL-HW | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Am79C930EVAL-HW - PCnet-Mobile Evaluation Kit |
| AM79C930VC/W | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-Mobile Single-Chip Wireless LAN Media Access Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。