參數(shù)資料
型號(hào): AM29LV640MH101EF
廠商: SPANSION LLC
元件分類(lèi): PROM
英文描述: 4M X 16 FLASH 3V PROM, 100 ns, PDSO56
封裝: MO-142B, TSOP-56
文件頁(yè)數(shù): 4/59頁(yè)
文件大?。?/td> 1590K
代理商: AM29LV640MH101EF
12
Am29LV640MH/L
February 16, 2003
ADV ANCE
I N FO RMAT I O N
and the outputs are placed in the high impedance
state, independent of the OE# input.
The device enters the CMOS standby mode when the
CE# and RESET# pins are both held at V
IO ± 0.3 V.
(Note that this is a more restricted voltage range than
V
IH.) If CE# and RESET# are held at VIH, but not within
V
IO ± 0.3 V, the device will be in the standby mode, but
the standby current will be greater. The device re-
quires standard access time (t
CE) for read access
when the device is in either of these standby modes,
before it is ready to read data.
If the device is deselected during erasure or program-
ming, the device draws active current until th e
operation is completed.
Refer to the DC Characteristics table for the standby
current specification.
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device en-
ergy consumption. The device automatically enables
this mode when addresses remain stable for t
ACC +
30 ns. The automatic sleep mode is independent of
the CE#, WE#, and OE# control signals. Standard ad-
dress access timings provide new data when ad-
dresses are changed. While in sleep mode, output
data is latched and always available to the system.
Refer to the DC Characteristics table for the automatic
sleep mode current specification.
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of re-
setting the device to reading array data. When the RE-
SET# pin is driven low for at least a period of t
RP, the
device immediately terminates any operation in
progress, tristates all output pins, and ignores all
read/write commands for the duration of the RESET#
pulse. The device also resets the internal state ma-
chine to reading array data. The operation that was in-
terrupted should be reinitiated once the device is
ready to accept another command sequence, to en-
sure data integrity.
Current is reduced for the duration of the RESET#
pulse. When RESET# is held at V
SS±0.3 V, the device
draws CMOS standby current (I
CC4). If RESET# is held
at V
IL but not within VSS±0.3 V, the standby current will
be greater.
The RESET# pin may be tied to the system reset cir-
cuitry. A system reset would thus also reset the Flash
memory, enabling the system to read the boot-up firm-
ware from the Flash memory.
Refer to the AC Characteristics tables for RESET# pa-
rameters and to Figure 16 for the timing diagram.
Output Disable Mode
When the OE# input is at V
IH, output from the device is
disabled. The output pins are placed in the high
impedance state.
相關(guān)PDF資料
PDF描述
AM2D-11G ACTIVE DELAY LINE, TRUE OUTPUT, PDSO8
AI4D-4J ACTIVE DELAY LINE, TRUE OUTPUT, PDSO14
AM3D-11J ACTIVE DELAY LINE, TRUE OUTPUT, PDSO8
AM3D-25J ACTIVE DELAY LINE, TRUE OUTPUT, PDSO8
AM3D-35J ACTIVE DELAY LINE, TRUE OUTPUT, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM29LV640MH112REI 制造商:Advanced Micro Devices 功能描述:4M X 16 FLASH 3V PROM, 110 ns, PDSO56
AM29LV640MU101RPCI 制造商:Advanced Micro Devices 功能描述:
AM29LV640MU90NI 制造商:Advanced Micro Devices 功能描述:
AM29LV640MU90RPC1 制造商:Advanced Micro Devices 功能描述:
AM29LV640MU90RPCI 制造商:Advanced Micro Devices 功能描述: