- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298821 > AM29LV640MH101EF (SPANSION LLC) 4M X 16 FLASH 3V PROM, 100 ns, PDSO56 PDF資料下載
參數(shù)資料
| 型號： | AM29LV640MH101EF |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 4M X 16 FLASH 3V PROM, 100 ns, PDSO56 |
| 封裝： | MO-142B, TSOP-56 |
| 文件頁數(shù)： | 27/59頁 |
| 文件大?。?/td> | 1590K |
| 代理商： | AM29LV640MH101EF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
February 16, 2003
Am29LV640MH/L
33
ADV ANCE
I N FO RMAT I O N
Table 11.
Command Definitions (x8 Mode, BYTE# = V
IL)
Legend:
X = Don’t care
RA = Read Address of memory location to be read.
RD = Read Data read from location RA during read operation.
PA = Program Address . Addresses latch on falling edge of WE# or
CE# pulse, whichever happens later.
PD = Program Data for location PA. Data latches on rising edge of WE#
or CE# pulse, whichever happens first.
SA = Sector Address of sector to be verified (in autoselect mode) or
erased. Address bits A21–A15 uniquely select any sector.
WBL = Write Buffer Location. Address must be within same write buffer
page as PA.
BC = Byte Count. Number of write buffer locations to load minus 1.
Notes:
1.
See Table 1 for description of bus operations.
2.
All values are in hexadecimal.
3.
Shaded cells indicate read cycles. All others are write cycles.
4.
During unlock and command cycles, when lower address bits are
555 or AAA as shown in table, address bits above A11 are don’t
care.
5.
Unless otherwise noted, address bits A21–A11 are don’t cares.
6.
No unlock or command cycles required when device is in read
mode.
7.
Reset command is required to return to read mode (or to
erase-suspend-read mode if previously in Erase Suspend) when
device is in autoselect mode, or if DQ5 goes high while device is
providing status information.
8.
Fourth cycle of autoselect command sequence is a read cycle.
Data bits DQ15–DQ8 are don’t care. See Autoselect Command
Sequence section or more information.
9.
Device ID must be read in three cycles.
10. If WP# protects highest address sector, data is 98h for factory
locked and 18h for not factory locked. If WP# protects lowest
address sector, data is 88h for factory locked and 08h for not
factor locked.
11. Data is 00h for an unprotected sector group and 01h for a
protected sector group.
12. Total number of cycles in command sequence is determined by
number of words written to write buffer. Maximum number of
cycles in command sequence is 21.
13. Command sequence resets device for next command after
aborted write-to-buffer operation.
14. Unlock Bypass command is required prior to Unlock Bypass
Program command.
15. Unlock Bypass Reset command is required to return to read
mode when device is in unlock bypass mode.
16. System may read and program in non-erasing sectors, or enter
autoselect mode, when in Erase Suspend mode. Erase Suspend
command is valid only during a sector erase operation.
17. Erase Resume command is valid only during Erase Suspend
mode.
18. Command is valid when device is ready to read array data or when
device is in autoselect mode.
Command
Sequence
(Note 1)
Cy
c
le
s
Bus Cycles (Notes 2–5)
First
Second
Third
Fourth
Fifth
Sixth
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Read (Note 6)
1
RA
RD
Reset (Note 7)
1
XXX
F0
Aut
o
s
e
lec
t(N
ot
e
8)
Manufacturer ID
4
AAA
AA
555
55
AAA
90
X00
01
Device ID (Note 9)
6
AAA
AA
555
55
AAA
90
X02
7E
X1C
0C
X1E
01
SecSi
Sector Factory Protect
(Note 10)
4
AAA
AA
555
55
AAA
90
X06
(Note 10)
Sector Group Protect Verify
(Note 11)
4
AAA
AA
555
55
AAA
90
(SA)X04
00/01
Enter SecSi Sector Region
3
AAA
AA
555
55
AAA
88
Exit SecSi Sector Region
4
AAA
AA
555
55
AAA
90
XXX
00
Program
4
AAA
AA
555
55
AAA
A0
PA
PD
Write to Buffer (Note 12)
6
AAA
AA
555
55
SA
25
SA
BC
PA
PD
WBL
PD
Program Buffer to Flash
1
SA
29
Write to Buffer Abort Reset (Note 13)
3
AAA
AA
555
55
AAA
F0
Unlock Bypass
3
AAA
AA
555
55
AAA
20
Unlock Bypass Program (Note 14)
2
XXX
A0
PA
PD
Unlock Bypass Reset (Note 15)
2
XXX
90
XXX
00
Chip Erase
6
AAA
AA
555
55
AAA
80
AAA
AA
555
55
AAA
10
Sector Erase
6
AAA
AA
555
55
AAA
80
AAA
AA
555
55
SA
30
Program/Erase Suspend (Note 16)
1
BA
B0
Program/Erase Resume (Note 17)
1
BA
30
CFI Query (Note 18)
1
AA
98
相關PDF資料 |
PDF描述 |
|---|---|
| AM2D-11G | ACTIVE DELAY LINE, TRUE OUTPUT, PDSO8 |
| AI4D-4J | ACTIVE DELAY LINE, TRUE OUTPUT, PDSO14 |
| AM3D-11J | ACTIVE DELAY LINE, TRUE OUTPUT, PDSO8 |
| AM3D-25J | ACTIVE DELAY LINE, TRUE OUTPUT, PDSO8 |
| AM3D-35J | ACTIVE DELAY LINE, TRUE OUTPUT, PDSO8 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM29LV640MH112REI | 制造商:Advanced Micro Devices 功能描述:4M X 16 FLASH 3V PROM, 110 ns, PDSO56 |
| AM29LV640MU101RPCI | 制造商:Advanced Micro Devices 功能描述: |
| AM29LV640MU90NI | 制造商:Advanced Micro Devices 功能描述: |
| AM29LV640MU90RPC1 | 制造商:Advanced Micro Devices 功能描述: |
| AM29LV640MU90RPCI | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。