- 您現(xiàn)在的位置：買賣IC網 > PDF目錄298821 > AM29LV320DB120WME (SPANSION LLC) 2M X 16 FLASH 3V PROM, 120 ns, PBGA48 PDF資料下載
參數資料
| 型號： | AM29LV320DB120WME |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 2M X 16 FLASH 3V PROM, 120 ns, PBGA48 |
| 封裝： | 6 X 12 MM, 0.80 MM PITCH, FBGA-48 |
| 文件頁數： | 22/53頁 |
| 文件大?。?/td> | 1008K |
| 代理商： | AM29LV320DB120WME |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
July 30, 2002
Am29LV320D
29
Command Definitions
Table 14.
Am29LV320D Command Definitions
Legend:
X = Don’t care
RA = Address of the memory location to be read.
RD = Data read from location RA during read operation.
PA = Address of the memory location to be programmed. Addresses
latch on the falling edge of the WE# or CE# pulse, whichever happens
later.
PD = Data to be programmed at location PA. Data latches on the rising
edge of WE# or CE# pulse, whichever happens first.
SA = Address of the sector to be verified (in autoselect mode) or
erased. Address bits A20–A12 uniquely select any sector.
Notes:
1.
See Table 1 for description of bus operations.
2.
All values are in hexadecimal.
3.
Except for the read cycle and the fourth cycle of the autoselect
command sequence, all bus cycles are write cycles.
4.
Data bits DQ15–DQ8 are don’t care in command sequences,
except for RD and PD.
5.
Unless otherwise noted, address bits A20–A11 are don’t cares.
6.
No unlock or command cycles required when device is in read
mode.
7.
The Reset command is required to return to the read mode (or to
the erase-suspend-read mode if previously in Erase Suspend)
when a device is in the autoselect mode, or if DQ5 goes high
(while the device is providing status information).
8.
The fourth cycle of the autoselect command sequence is a read
cycle. Data bits DQ15–DQ8 are don’t care. See the Autoselect
Command Sequence section for more information.
9.
The data is 99h for factory locked and 19h for not factory locked.
10. The data is 00h for an unprotected sector and 01h for a protected
sector.
11. The Unlock Bypass command is required prior to the Unlock
Bypass Program command.
12. The Unlock Bypass Reset command is required to return to the
read mode when the device is in the unlock bypass mode.
13. The system may read and program in non-erasing sectors, or
enter the autoselect mode, when in the Erase Suspend mode.
The Erase Suspend command is valid only during a sector erase
operation.
14. The Erase Resume command is valid only during the Erase
Suspend mode.
15. Command is valid when device is ready to read array data or when
device is in autoselect mode.
Command
Sequence
Cycl
e
s
Bus Cycles (Notes 2–5)
First
Second
Third
Fourth
Fifth
Sixth
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Read (Note 6)
1
RA
RD
Reset (Note 7)
1
XXX
F0
Aut
o
sel
e
ct
(
Manufacturer ID
Word
4
555
AA
2AA
55
555
90
X00
01
Byte
AAA
555
AAA
Device ID
Word
4
555
AA
2AA
55
555
90
X01
(see
Byte
AAA
555
AAA
X02
SecSi Sector Factory
Protect (Note 9)
Word
4
555
AA
2AA
55
555
90
X03
99/19
Byte
AAA
555
AAA
X06
Sector Protect Verify
Word
4
555
AA
2AA
55
555
90
(SA)X02
00/01
Byte
AAA
555
AAA
(SA)X04
Enter SecSi
Sector Region
Word
3
555
AA
2AA
55
555
88
Byte
AAA
555
AAA
Exit SecSi Sector Region
Word
4
555
AA
2AA
55
555
90
XXX
00
Byte
AAA
555
AAA
Program
Word
4
555
AA
2AA
55
555
A0
PA
PD
Byte
AAA
555
AAA
Unlock Bypass
Word
3
555
AA
2AA
55
555
20
Byte
AAA
555
AAA
Unlock Bypass Program (Note 11)
2
XXX
A0
PA
PD
Unlock Bypass Reset (Note 12)
2
BA
90
XXX
00
Chip Erase
Word
6
555
AA
2AA
55
555
80
555
AA
2AA
55
555
10
Byte
AAA
555
AAA
555
AAA
Sector Erase
Word
6
555
AA
2AA
55
555
80
555
AA
2AA
55
SA
30
Byte
AAA
555
AAA
555
Erase Suspend (Note 13)
1
BA
B0
Erase Resume (Note 14)
1
BA
30
CFI Query (Note 15)
Word
1
55
98
Byte
AA
相關PDF資料 |
PDF描述 |
|---|---|
| AM29LV640MH101EF | 4M X 16 FLASH 3V PROM, 100 ns, PDSO56 |
| AM2D-11G | ACTIVE DELAY LINE, TRUE OUTPUT, PDSO8 |
| AI4D-4J | ACTIVE DELAY LINE, TRUE OUTPUT, PDSO14 |
| AM3D-11J | ACTIVE DELAY LINE, TRUE OUTPUT, PDSO8 |
| AM3D-25J | ACTIVE DELAY LINE, TRUE OUTPUT, PDSO8 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AM29LV320DB120WMI | 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 32M-Bit 4M x 8/2M x 16 120ns 48-Pin FBGA |
| AM29LV320DB90EC | 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 32M-Bit 4M x 8/2M x 16 90ns 48-Pin TSOP |
| AM29LV320DB90ED | 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 32M-Bit 4M x 8/2M x 16 90ns 48-Pin TSOP |
| AM29LV320DB90EF | 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 32M-Bit 4M x 8/2M x 16 90ns 48-Pin TSOP |
| AM29LV320DB90EI | 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 32M-Bit 4M x 8/2M x 16 90ns 48-Pin TSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復。