- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298821 > AM29BDS643GT7GVAF (SPANSION LLC) 4M X 16 FLASH 1.8V PROM, 70 ns, PBGA44 PDF資料下載
參數(shù)資料
| 型號： | AM29BDS643GT7GVAF |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 4M X 16 FLASH 1.8V PROM, 70 ns, PBGA44 |
| 封裝： | 9.20 X 8 MM, 0.50 MM PITCH, FBGA-44 |
| 文件頁數(shù)： | 49/49頁 |
| 文件大?。?/td> | 833K |
| 代理商： | AM29BDS643GT7GVAF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當前第49頁
May 8, 2006 25692A2
Am29BDS643G
7
D A TA
SH EE T
INPUT/OUTPUT DESCRIPTIONS
A16–A21
=
Address Inputs
A/DQ0–
=
Multiplexed Address/Data input/output
A/DQ15
CE#
=
Chip Enable Input. Asynchronous
relative to CLK for the Burst mode.
OE#
=
Output Enable Input. Asynchronous
relative to CLK for the Burst mode.
WE#
=
Write Enable Input.
VCC
=
Device Power Supply (1.7 V–1.9 V).
VSS
=Ground
NC
=
No Connect; not connected internally
RDY
=
Ready output; indicates the status of
the Burst read. Low = data not valid at
expected time. High = data valid.
CLK
=
The first rising edge of CLK in
conjunction with AVD# low latches
address input and activates burst
mode operation. After the initial word
is output, subsequent rising edges of
CLK increment the internal address
counter. CLK should remain low
during asynchronous access.
AVD#
=
Address Valid input. Indicates to
device that the valid address is
present on the address inputs
(address bits A0–A15 are multiplexed,
address bits A16–A21 are address
only).
Low = for asynchronous mode,
indicates valid address; for burst
mode, causes starting address to be
latched on rising edge of CLK.
High = device ignores address inputs
PS
=
Power Saving input/output
During a read operation, PS indicates
whether or not the data on the outputs
are inverted. Low = data not inverted;
High = data inverted
During write or command operations,
if the PS input is taken high the input
data will be inverted internally; if the
PS input is low the input data will not
be inverted internally
RESET#
=
Hardware reset input. Low = device
resets and returns to reading array
data
WP#
=
Hardware write protect input. Low =
disables writes to SA132 and SA133
VPP
=
At 12 V, accelerates programming;
automatically places device in unlock
bypass mode. At VIL, disables
program and erase functions. Should
be at VIH for all other conditions.
LOGIC SYMBOL
6
16
A/DQ0–
A/DQ15
A16–A21
CE#
OE#
WE#
RESET#
CLK
RDY
PS
AVD#
WP#
VPP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29DL162DB90PCI | 1M X 16 FLASH 3V PROM, 90 ns, PBGA64 |
| AM29DL322GT70WMIN | 2M X 16 FLASH 3V PROM, 70 ns, PBGA48 |
| AM29DL324GB12PCI | 2M X 16 FLASH 3V PROM, 120 ns, PBGA64 |
| AM29DL324GT12WMIN | 2M X 16 FLASH 3V PROM, 120 ns, PBGA48 |
| AM29DL800BT70RSF | 512K X 16 FLASH 3V PROM, 70 ns, PDSO44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29BL802CB-65RZET | 制造商:Spansion 功能描述: |
| AM29C01WW WAF | 制造商:Advanced Micro Devices 功能描述: |
| AM29C10API | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM29C10AWW DIE | 制造商:Advanced Micro Devices 功能描述: |
| AM29C116-1JC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。