- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375272 > AFE2124 Dual HDSL/SDSL ANALOG FRONT END PDF資料下載
參數(shù)資料
| 型號(hào)： | AFE2124 |
| 英文描述： | Dual HDSL/SDSL ANALOG FRONT END |
| 中文描述： | 雙HDSL / SDSL是模擬前端 |
| 文件頁數(shù)： | 1/11頁 |
| 文件大?。?/td> | 187K |
| 代理商： | AFE2124 |
AFE2124
Dual HDSL/SDSL ANALOG FRONT END
FEATURES
G
SERIAL DIGITAL INTERFACE
G
48-LEAD SSOP PACKAGE
G
E1, T1 AND SDSL OPERATION
G
64kbps TO 1168kbps OPERATION
G
SCALEABLE DATA RATE
G
250mW POWER DISSIPATION PER
CHANNEL
G
TWO COMPLETE HDSL ANALOG INTER-
FACES
G
+5V POWER (5V or 3.3V Digital)
DESCRIPTION
Burr-Brown’s dual Analog Front End chip greatly re-
duces the size and cost of a DSL (Digital Subscriber
Line) system by providing all of the active analog
circuitry needed to connect two digital signal processors
to external compromise hybrids and line transformers.
The AFE2124 is optimized for HDSL (High bit rate
DSL) and for SDSL (symmetrical DSL) applications.
Because the transmit and receive filter responses auto-
matically change with clock frequency, the AFE2124 is
particularly suitable for multiple rate DSL systems. The
device operates over a wide range of data rates from
64kbps to 1168kbps.
Functionally, each half of this unit consists of a transmit
and a receive section. The transmit section generates
analog signals from 2-bit digital symbol data and filters
the analog signals to create 2B1Q symbols. The on-
board differential line driver provides a 13.5dBm signal
to the telephone line. The receive section filters and
digitizes the symbol data received on the telephone line.
This IC operates on a single 5V supply. The digital
circuitry in the unit can be connected to a supply from
3.3V to 5V. It is housed in a 48-lead SSOP package.
1999 Burr-Brown Corporation
PDS-1538A
Printed in U.S.A. April, 1999
International Airport Industrial Park Mailing Address: PO Box 11400, Tucson, AZ 85734 Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 Tel: (520) 746-1111
Twx: 910-952-1111 Internet: http://www.burr-brown.com/ Cable: BBRCORP Telex: 066-6491 FAX: (520) 889-1510 Immediate Product Info: (800) 548-6132
Σ
Modulator
Pulse Former
Programmable
Gain Amp
Difference
Amplifier
Patents Pending
1/2 of AFE2124
Line Driver
txLINE
txLINE
rxHYB
rxHYB
rxLINE
rxLINE
tx and rx
Control
Registers
tx and rx
Interface
Lines
Decimation
Filter
For most current data sheet and other product
information, visit www.burr-brown.com
AFE2124
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AFE2124E | Dual HDSL/SDSL ANALOG FRONT END |
| AFE8201 | IF Analog-to-Digital Converter with Digital Downconverter |
| AFE8201PFBR | IF Analog-to-Digital Converter with Digital Downconverter |
| AFE8201PFBT | IF Analog-to-Digital Converter with Digital Downconverter |
| AG-TL500 | CTV 6C 6#20 PIN WALL RECP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AFE2124E | 功能描述:電信線路管理 IC Dual HDSL/SDSL Analog Front End RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| AFE2124E/1K | 功能描述:電信線路管理 IC Dual HDSL/SDSL Analog Front End RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| AFE2124E/1KG4 | 功能描述:電信線路管理 IC Dual HDSL/SDSL Analog Front End RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| AFE2124EG4 | 功能描述:電信線路管理 IC Dual HDSL/SDSL Analog Front End RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| AFE2126 | 制造商:BB 制造商全稱:BB 功能描述:Dual HDSL/SDSL ANALOG FRONT END |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。