參數(shù)資料
型號(hào): ADV7391BCPZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 45/108頁
文件大小: 0K
描述: IC VIDEO ENCODER SD/HD 32-LFCSP
產(chǎn)品變化通告: ADV734x, ADV739x Feature Improvement
標(biāo)準(zhǔn)包裝: 5,000
類型: 視頻編碼器
應(yīng)用: 機(jī)頂盒,視頻播放器,顯示器
電壓 - 電源,模擬: 2.6 V ~ 3.46 V
電壓 - 電源,數(shù)字: 1.71 V ~ 1.89 V
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ(5x5)
包裝: 帶卷 (TR)
配用: EVAL-ADV7391EBZ-ND - BOARD EVAL FOR ADV7391 ENCODER
Data Sheet
ADV7390/ADV7391/ADV7392/ADV7393
Rev. G | Page 41 of 108
SR7 to
Bit Number1
Reset
SR0
Register
Bit Description
7
6
5
4
3
2
1
0
Register Setting
Value
0x8B
SD Timing Register 1
Note: Applicable in
master modes only,
that is, Subaddress
0x8A, Bit 0 = 1.
SD HSYNC width
0
ta = one clock cycle.
0x00
0
1
ta = four clock cycles.
1
0
ta = 16 clock cycles.
1
ta = 128 clock cycles.
SD HSYNC to VSYNC delay
0
tb = 0 clock cycles.
0
1
tb = four clock cycles.
1
0
tb = eight clock cycles.
1
tb = 18 clock cycles.
SD HSYNC to VSYNC rising
edge delay (Mode 1 only)
0
tc = tb.
1
tc = tb + 32 s.
SD VSYNC width (Mode 2 only)
0
One clock cycle.
0
1
Four clock cycles.
1
0
16 clock cycles.
1
128 clock cycles.
SD HSYNC to pixel data adjust
0
0 clock cycles.
0
1
One clock cycle.
1
0
Two clock cycles.
1
Three clock cycles.
0x8C
SD FSC Register 03
Subcarrier Frequency Bits[7:0]
x
Subcarrier Frequency
Bits[7:0].
0x1F
0x8D
SD FSC Register 13
Subcarrier Frequency Bits[15:8]
x
Subcarrier Frequency
Bits[15:8].
0x7C
0x8E
SD FSC Register 23
Subcarrier Frequency Bits[23:16]
x
Subcarrier Frequency
Bits[23:16].
0xF0
0x8F
SD FSC Register 33
Subcarrier Frequency Bits[31:24]
x
Subcarrier Frequency
Bits[31:24].
0x21
0x90
SD FSC Phase
Subcarrier Phase Bits[9:2]
x
Subcarrier Phase Bits[9:2].
0x00
0x91
SD Closed Captioning
Extended data on even fields
x
Extended Data Bits[7:0].
0x00
0x92
SD Closed Captioning
Extended data on even fields
x
Extended Data Bits[15:8].
0x00
0x93
SD Closed Captioning
Data on odd fields
x
Data Bits[7:0].
0x00
0x94
SD Closed Captioning
Data on odd fields
x
Data Bits[15:8].
0x00
0x95
SD Pedestal Register 0
Pedestal on odd fields
17
16
15
14
13
12
11
10
Setting any of these bits
to 1 disables the
pedestal on the line
number indicated by
the bit settings.
0x00
0x96
SD Pedestal Register 1
Pedestal on odd fields
25
24
23
22
21
20
19
18
0x00
0x97
SD Pedestal Register 2
Pedestal on even fields
17
16
15
14
13
12
11
10
0x00
0x98
SD Pedestal Register 3
Pedestal on even fields
25
24
23
22
21
20
19
18
0x00
1
x = Logic 0 or Logic 1.
2
X = don’t care.
3
SD subcarrier frequency registers default to NTSC subcarrier frequency values.
相關(guān)PDF資料
PDF描述
MK10DN512ZVLL10R IC ARM CORTEX MCU 512KB 100LQFP
AD725ARZ-RL IC ENCODER RGB TO NTSC 16-SOIC
VI-BT3-IW-B1 CONVERTER MOD DC/DC 24V 100W
VI-B5X-IX-B1 CONVERTER MOD DC/DC 5.2V 75W
VI-B5V-IX-B1 CONVERTER MOD DC/DC 5.8V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7391EBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Chip Scale 10-Bit SD/HD Video Encoder
ADV7391WBCPZ 制造商:Analog Devices 功能描述:
ADV7391WBCPZ-RL 制造商:Analog Devices 功能描述:
ADV7392 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Chip Scale 10-Bit SD/HD Video Encoder
ADV7392BCPZ 制造商:Analog Devices 功能描述: