參數(shù)資料
型號(hào)： ADV7189BKSTZ10F
廠商： Analog Devices, Inc.
英文描述： Multiformat SDTV Video Decoder
中文描述： 標(biāo)清多格式視頻解碼器
文件頁(yè)數(shù)： 62/104頁(yè)
文件大小： 805K
代理商： ADV7189BKSTZ10F
ADV7189B
REGISTER ACCESSES
The MPU can write to or read from most of the ADV7189B’s
registers, excepting the registers that are read-only or write-
only. The subaddress register determines which register the next
read or write operation accesses. All communications with the
part through the bus start with an access to the subaddress
register. Then, a read/write operation is performed from/to the
target address, which then increments to the next address until
a stop command on the bus is performed.
Rev. B | Page 62 of 104
REGISTER PROGRAMMING
This section describes the configuration of each register. The
communications register is an 8-bit, write-only register. After
the part has been accessed over the bus and a read/write opera-
tion is selected, the subaddress is set up. The subaddress register
determines to/from which register the operation takes place.
258H
Table 82
lists the various operations under the control of the
Subaddress register for the control port.
Register Select (SR7–SR0)
These bits are set up to point to the required starting address.
I
2
C SEQUENCER
An I
2
C sequencer is used when a parameter exceeds eight bits,
and is therefore distributed over two or more I
2
C registers, for
example, HSB[11:0].
When such a parameter is changed using two or more I
2
C write
operations, the parameter can hold an invalid value for the time
between the first I
2
C being completed and the last I
2
C being
completed. In other words, the top bits of the parameter can
already hold the new value while the remaining bits of the
parameter still hold the previous value.
To avoid this problem, the I
2
C sequencer holds the already
updated bits of the parameter in local memory; all bits of the
parameter are updated together once the last register write
operation has completed.
The correct operation of the I
2
C sequencer relies on the
following:
All I
2
C registers for the parameter in question must be
written to in order of ascending addresses. For example, for
HSB[10:0], write to Address 0x34 first followed by 0x35.
No other I
2
C taking place between the two (or more) I
2
C
writes for the sequence. For example, for HSB[10:0], write
to Address 0x34 first immediately followed by 0x35.
相關(guān)PDF資料
PDF描述
ADV7189 Multiformat SDTV Video Decoder
ADV7189KST Multiformat SDTV Video Decoder
ADV7195 Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input
ADV7195KST Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input
ADV7196 Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs, 10-Bit Data Input, and Macrovision
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7189BKSTZ10F2 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat SDTV Video Decoder
ADV7189BST 制造商:Analog Devices 功能描述:
ADV7189KST 制造商:Rochester Electronics LLC 功能描述:12BIT NTSC/PAL/SECAMVIDDECOD I.C. - Tape and Reel 制造商:Analog Devices 功能描述:IC VIDEO ENCODER
ADV7189XST 制造商:Analog Devices 功能描述:54MHZ NTSC/PAL ENCODER(DNR+MACROVISON)IC - Bulk
ADV7189XST-X2 制造商:Analog Devices 功能描述:54MHZ NTSC/PAL ENCODER(DNR+MACROVISON)IC - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*