參數(shù)資料
型號: ADV7189BKSTZ10F
廠商: Analog Devices, Inc.
英文描述: Multiformat SDTV Video Decoder
中文描述: 標清多格式視頻解碼器
文件頁數(shù): 40/104頁
文件大小: 805K
代理商: ADV7189BKSTZ10F
ADV7189B
SYNCHRONIZATION OUTPUT SIGNALS
HS Configuration
The following controls allow the user to configure the behavior
of the HS output pin only:
Rev. B | Page 40 of 104
Beginning of HS signal via HSB[10:0]
End of HS signal via HSE[10:0]
Polarity of HS using PHS
The HS Begin and HS End registers allow the user to freely
position the HS output (pin) within the video line. The values
in HSB[10:0] and HSE[10:0] are measured in pixel units from
the falling edge of HS. Using both values, the user can program
both the position and length of the HS output signal.
HSB[10:0] HS Begin, Address 0x34[6:4], Address
0x35[7:0]
The position of this edge is controlled by placing a binary
number into HSB[10:0]. The number applied offsets the edge
with respect to an internal counter that is reset to 0 immediately
after EAV code FF, 00, 00, XY (see
201H
Figure 20). HSB is set to
00000000010b, which is 2 LLC1 clock cycles from count[0].
The default value of HSB is 0x002, indicating that the HS pulse
starts two pixels after the falling edge of HS.
HSE[10:0] HS End, Address 0x34[2:0], Address 0x36[7:0]
The position of this edge is controlled by placing a binary num-
ber into HSE[10:0]. The number applied offsets the edge with
respect to an internal counter that is reset to 0 immediately after
EAV Code FF, 00, 00, XY (see
202H
Figure 20). HSE is set to
00000000000b, which is 0 LLC1 clock cycles from count[0].
The default value of HSE[10:0] is 000, indicating that the HS
pulse ends zero pixels after falling edge of HS.
For example:
1.
To shift the HS toward active video by 20 LLC1s, add
20 LLC1s to both HSB and HSE, that is, HSB[10:0] =
[00000010110], HSE[10:0] = [00000010100].
2.
To shift the HS away from active video by 20 LLC1s,
add 1696 LLC1s to both HSB and HSE (for NTSC), that
is, HSB[10:0] =[1101010010], HSE[10:0] = [11010100000]
(1696 is derived from the NTSC total number of pixels =
1716).
To move 20 LLC1s away from active video is equal to subtracting
20 from 1716 and adding the result in binary to both HSB[10:0]
and HSE[10:0].
PHS Polarity HS, Address 0x37[7]
The polarity of the HS pin can be inverted using the PHS bit.
When PHS is 0 (default), HS is active high.
When PHS is 1, HS is active low.
Table 55. HS Timing Parameters (See
203H
Figure 20)
Characteristic
HS to Active Video (LLC1
Clock Cycles)
(C in
204H
Figure 20) (Default)
272
276
Standard
NTSC
NTSC Square
Pixel
PAL
HS Begin Adjust
(HSB[10:0]) (Default)
00000000010b
00000000010b
HS End Adjust
(HSE[10:0]) (Default)
00000000000b
00000000000b
Active Video
Samples/Line
(D in
205H
Figure 20)
720Y + 720C = 1440
640Y + 640C = 1280
Total LLC1
Clock Cycles
(E in
206H
Figure 20)
1716
1560
00000000010b
00000000000b
284
720Y + 720C = 1440
1728
0
E
ACTIVE
VIDEO
LLC1
PBUS
HS
Cr
Y
FF
00
00
XY
80
10
80
10
80
10
FF
00
00
XY
Cb
Y
Cr
Y
Cb
Y
Cr
4 LLC1
D
HSB[10:0]
HSE[10:0]
C
E
D
SAV
ACTIVE VIDEO
H BLANK
EAV
Figure 20. HS Timing
相關(guān)PDF資料
PDF描述
ADV7189 Multiformat SDTV Video Decoder
ADV7189KST Multiformat SDTV Video Decoder
ADV7195 Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input
ADV7195KST Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input
ADV7196 Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs, 10-Bit Data Input, and Macrovision
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7189BKSTZ10F2 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder
ADV7189BST 制造商:Analog Devices 功能描述:
ADV7189KST 制造商:Rochester Electronics LLC 功能描述:12BIT NTSC/PAL/SECAMVIDDECOD I.C. - Tape and Reel 制造商:Analog Devices 功能描述:IC VIDEO ENCODER
ADV7189XST 制造商:Analog Devices 功能描述:54MHZ NTSC/PAL ENCODER(DNR+MACROVISON)IC - Bulk
ADV7189XST-X2 制造商:Analog Devices 功能描述:54MHZ NTSC/PAL ENCODER(DNR+MACROVISON)IC - Bulk