參數(shù)資料
型號(hào): ADV7189BKSTZ10F
廠商: Analog Devices, Inc.
英文描述: Multiformat SDTV Video Decoder
中文描述: 標(biāo)清多格式視頻解碼器
文件頁(yè)數(shù): 60/104頁(yè)
文件大?。?/td> 805K
代理商: ADV7189BKSTZ10F
ADV7189B
PIXEL PORT CONFIGURATION
The ADV7189B has a very flexible pixel port that can be config-
ured in a variety of formats to accommodate downstream ICs.
251H
Table 79 and
252H
Table 80 summarize the various functions that the
ADV7189B pins can have in different modes of operation.
Rev. B | Page 60 of 104
The ordering of components, for example, Cr vs. Cb,
CHA/B/C, can be changed. Refer to the
253H
SWPC Swap Pixel
Cr/Cb, Address 0x27[7] section.
254H
Table 79 indicates the default
positions for the Cr/Cb components.
OF_SEL[3:0] Output Format Selection, Address 0x03[5:2]
The modes in which the ADV7189B pixel port can be configured
are under the control of OF_SEL[3:0]. See
255H
Table 80 for details.
The default LLC frequency output on the LLC1 pin is approxi-
mately 27 MHz. For modes that operate with a nominal data
rate of 13.5 MHz (0001, 0010), the clock frequency on the
LLC1 pin stays at the higher rate of 27 MHz. For information
on outputting the nominal 13.5 MHz clock on the LLC1 pin,
see the
256H
LLC1 Output Selection, LLC_PAD_SEL[2:0],
Address 0x8F[6:4] section.
SWPC Swap Pixel Cr/Cb, Address 0x27[7]
This bit allows Cr and Cb samples to be swapped.
When SWPC is 0 (default), no swapping is allowed.
When SWPC is 1, the Cr and Cb values can be swapped.
LLC1 Output Selection, LLC_PAD_SEL[2:0],
Address 0x8F[6:4]
The following I
2
C write allows the user to select between the
LLC1 (nominally at 27 MHz) and LLC2 (nominally at 13.5 MHz).
The LLC2 signal is useful for LLC2-compatible wide bus
(16-/20-bit) output modes. See OF_SEL[3:0] for additional
information. The LLC2 signal and data on the data bus are
synchronized. By default, the rising edge of LLC1/LLC2 is
aligned with the Y data; the falling edge occurs when the data
bus holds C data. The polarity of the clock, and therefore the
Y/C assignments to the clock edges, can be altered by using
the Polarity LLC pin.
When LLC_PAD_SEL[2:0] is 000 (default), the output is
nominally 27 MHz LLC on the LLC1 pin.
When LLC_PAD_SEL[2:0] is 101, the output is nominally
13.5 MHz LLC on the LLC1 pin.
Table 79. P19 to P0 Output/Input Pin Mapping
Data Port Pins P[19:0]
12
11
Processor, Format, and Mode
Video Out, 8-Bit, 4:2:2
Video Out, 10-Bit, 4:2:2
Video Out, 16-Bit, 4:2:2
Video Out, 20-Bit, 4:2:2
19
18
17
16
15
14
13
10
9
8
7
CrCb[7:0] OUT
CrCb[9:0] OUT
6
5
4
3
2
1
0
YCrCb[7:0] OUT
YCrCb[9:0] OUT
Y[7:0] OUT
Y[9:0] OUT
Table 80. Standard Definition Pixel Port Modes
Function
OF_SEL[3:0]
0000
0001
0010
0011 (default)
0110-1111
Format
10-Bit at LLC1 4:2:2
20-Bit at LLC2 4:2:2
16-Bit at LLC2 4:2:2
8-Bit at LLC1 4:2:2
Reserved
Pixel Port Pins P[19:0]
P[19:10]
P9[9:0]
P[19:12]
YCrCb[9:2]
Y[9:2]
Y[7:0]
YCrCb[7:0]
P[11:10]
YCrCb[1:0]
Y[1:0]
Three-state
Three-state
P[9:2]
Three-State
CrCb[9:2]
CrCb[7:0]
Three-state
P[1:0]
Three-State
CrCb[1:0]
Three-state
Three-state
Reserved. Do not use.
相關(guān)PDF資料
PDF描述
ADV7189 Multiformat SDTV Video Decoder
ADV7189KST Multiformat SDTV Video Decoder
ADV7195 Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input
ADV7195KST Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input
ADV7196 Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs, 10-Bit Data Input, and Macrovision
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7189BKSTZ10F2 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat SDTV Video Decoder
ADV7189BST 制造商:Analog Devices 功能描述:
ADV7189KST 制造商:Rochester Electronics LLC 功能描述:12BIT NTSC/PAL/SECAMVIDDECOD I.C. - Tape and Reel 制造商:Analog Devices 功能描述:IC VIDEO ENCODER
ADV7189XST 制造商:Analog Devices 功能描述:54MHZ NTSC/PAL ENCODER(DNR+MACROVISON)IC - Bulk
ADV7189XST-X2 制造商:Analog Devices 功能描述:54MHZ NTSC/PAL ENCODER(DNR+MACROVISON)IC - Bulk