
ADV7180
Rev. A | Page 89 of 112
Bits (Shading Indicates Default
State)
6
5
4
Comments
Subaddress
0x39
Register
PAL Comb Control
Bit Description
YCMP[2:0]. Luma
comb mode, PAL.
7
3
2
0
1
0
0
0
LQFP-64
Adaptive 5-line, 3-tap luma
comb
Use low-pass notch
Fixed luma comb
Fixed luma comb (5-line)
Fixed luma comb (3-line)
3-line adaptive
for CTAPSN = 01
4-line adaptive
for CTAPSN = 10
5-line adaptive
for CTAPSN = 11
Disable chroma comb
Fixed 2-line for CTAPSN = 01
Fixed 3-line for CTAPSN = 10
Fixed 4-line for CTAPSN = 11
Fixed 3-line for CTAPSN = 01
Fixed 4-line for CTAPSN = 10
Fixed 5-line for CTAPSN = 11
Fixed 2-line for CTAPSN = 01
Fixed 3-line for CTAPSN = 10
Fixed 4-line for CTAPSN = 11
Adapts five to two lines
(two taps)
Not used
Adapts five to three lines
(three taps)
Adapts five to four lines
(four taps)
LFCSP-40
Notes
0
0
0
1
1
1
1
0
1
1
1
0
0
0
1
Top lines of memory
All lines of memory
Bottom lines of memory
CCMP[2:0]. Chroma
comb mode, PAL.
CTAPSP[1:0]. Chroma
comb taps, PAL.
1
1
0
0
0
1
Top lines of memory
All lines of memory
Bottom lines of memory
1
1
0
0
0
1
1
1
0
1
1
0
1
1
MUX PDN override.
MUX power-down
override.
When INSEL[3:0] is
used, unused channels
are automatically
powered down.
PWRDWN_MUX_2.
Enables power-down
of MUX_2 and
associated channel
clamp and buffer.
0
No control over power-
down for muxes and
associated channel circuit
Allows power-down of
MUX_0/1/2 and associated
channel circuit
1
0
MUX_2 and associated
channel in normal operation
1
Power down MUX_2 and
associated channel operation
MUX_1 and associated
channel in normal operation
MUX PDN override =1
PWRDWN_MUX_1.
Enables power-down
of MUX_1 and
associated channel
clamp and buffer.
0
1
Power down MUX_1 and
associated channel operation
MUX_0 and associated
channel in normal operation
MUX PDN override =1
PWRDWN_MUX_0.
Enables power-down
of MUX_0 and
associated channel
clamp and buffer.
0
1
Power down MUX_0 and
associated channel operation
Set as default
MUX PDN override =1
0x3A
ADC Control
Reserved.
0
0
0
1