- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375266 > ADSP-21261SKBCZ150 (ANALOG DEVICES INC) SHARC Embedded Processor PDF資料下載
參數(shù)資料
| 型號： | ADSP-21261SKBCZ150 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | SHARC Embedded Processor |
| 中文描述： | 16-BIT, 50 MHz, OTHER DSP, PBGA136 |
| 封裝： | LEAD FREE, MO-205AE, BGA-136 |
| 文件頁數(shù)： | 12/44頁 |
| 文件大?。?/td> | 396K |
| 代理商： | ADSP-21261SKBCZ150 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Rev. 0
|
Page 12 of 44
|
March 2006
ADSP-21261
DAI_P20–1
I/O/T
Three-state with
programmable
pull-up
Digital Applications Interface Pins
. These pins provide the physical interface to
the SRU. The SRU configuration registers define the combination of on-chip
peripheral inputs or outputs connected to the pin and to the pin’s output enable.
The configuration registers of these peripherals then determine the exact behavior
of the pin. Any input or output signal present in the SRU may be routed to any of
these pins. The SRU provides the connection from the serial ports, input data port,
precision clock generators, and timers to the DAI_P20–1 pins. These pins have
internal 22.5 k
Ω
pull-up resistors which are enabled on reset. These pull-ups can be
disabled in the DAI_PIN_PULLUP register.
Serial Peripheral Interface Clock Signal
. Driven by the master, this signal controls
the rate at which data is transferred. The master can transmit data at a variety of
baud rates. SPICLK cycles once for each bit transmitted. SPICLK is a gated clock that
is active during data transfers, only for the length of the transferred word. Slave
devices ignore the serial clock if the slave select input is driven inactive (HIGH).
SPICLK is used to shift out and shift in the data driven on the MISO and MOSI lines.
The data is always shifted out on one clock edge and sampled on the opposite edge
of the clock. Clock polarity and clock phase relative to data are programmable into
the SPICTL control register and define the transfer format. SPICLK has a 22.5 k
Ω
internal pull-up resistor. If SPI master boot mode is selected, MOSI and SPICLK pins
are driven during reset. These pins are not three-stated during reset in SPI master
boot mode.
Serial Peripheral Interface Slave Device Select
. An active low signal used to select
the DSP as an SPI slave device. This input signal behaves like a chip select, and is
provided by the master device for the slave devices. In multimaster mode the DSP’s
SPIDS signal can be driven by a slave device to signal to the DSP (as SPI master) that
an error has occurred, as some other device is also trying to be the master device.
If asserted low when the device is in master mode, it is considered a multimaster
error. For a single master, multiple-slave configuration where flag pins are used, this
pin must be tied or pulled high to V
DDEXT
on the master device. For ADSP-21261 to
ADSP-21261 SPI interaction, any of the master ADSP-21261’s flag pins can be used
to drive the SPIDS signal on the ADSP-21261 SPI slave device.
SPI Master Out Slave In
. If the ADSP-21261 is configured as a master, the MOSI pin
becomes a data transmit (output) pin, transmitting output data. If the ADSP-21261
is configured as a slave, the MOSI pin becomes a data receive (input) pin, receiving
input data. In an ADSP-21261 SPI interconnection, the data is shifted out from the
MOSI output pin of the master and shifted into the MOSI input(s) of the slave(s).
MOSI has a 22.5 k
Ω
internal pull-up resistor. If SPI master boot mode is selected,
MOSI and SPICLK pins are driven during reset. These pins are not three-stated during
reset in SPI master boot mode.
SPI Master In Slave Out
. If the ADSP-21261 is configured as a master, the MISO pin
becomes a data receive (input) pin, receiving input data. If the ADSP-21261 is
configured as a slave, the MISO pin becomes a data transmit (output) pin, trans-
mitting output data. In an ADSP-21261 SPI interconnection, the data is shifted out
from the MISO output pin of the slave and shifted into the MISO input pin of the
master. MISO has a 22.5 k
Ω
internal pull-up resistor. MISO can be configured as O/D
by setting the OPD bit in the SPICTL register.
Note:
Only one slave is allowed to transmit data at any given time.
To enable broadcast
transmission to multiple SPI slaves, the DSP’s MISO pin may be disabled by setting
(=1) Bit 5 (DMISO) of the SPICTL register.
Boot Configuration Select
. Selects the boot mode for the DSP. The BOOTCFG pins
must be valid before reset is asserted. See
Table 4 on Page 14
for a description of
the boot modes.
SPICLK
I/O
Three-state with
pull-up enabled
SPIDS
I
Input only
MOSI
I/O (O/D)
Three-state with
pull-up enabled
MISO
I/O (O/D)
Three-state with
pull-up enabled
BOOTCFG1–0
I
Input only
Table 2. Pin Function Descriptions (Continued)
Pin
Type
State During and
After Reset
Function
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-21261SKSTZ150 | SHARC Embedded Processor |
| ADSP-21267 | Preliminary Technical Data |
| ADSP-21267SKBCZ-X | Preliminary Technical Data |
| ADSP-21267SKSTZ-X | Preliminary Technical Data |
| ADSP-21362 | SHARC Processor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21261SKSTZ150 | 功能描述:IC DSP 32BIT 150MHZ 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21262 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21262_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Embedded Processor |
| ADSP-21262KSTZ200 | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-21262SBBC-150 | 功能描述:IC DSP 32BIT 150MHZ 136-CSPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復。