- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19381 > ADSP-21161NYCAZ110 (Analog Devices Inc)IC DSP CONTROLLER 32BIT 225BGA PDF資料下載
參數(shù)資料
| 型號： | ADSP-21161NYCAZ110 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 58/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CONTROLLER 32BIT 225BGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點 |
| 接口： | 主機(jī)接口，連接端口，串行端口 |
| 時鐘速率： | 110MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 128kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.80V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 225-BGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 225-CSPBGA（17x17） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當(dāng)前第58頁第59頁第60頁
Rev. C
|
Page 7 of 60
|
January 2013
Multiprocessing
The ADSP-21161N offers powerful features tailored to
multiprocessing DSP systems. The external port and link ports
provide integrated glueless multiprocessing support.
The external port supports a unified address space (see Figure 3)
that enables direct interprocessor accesses of each ADSP-
21161N’s internal memory-mapped (I/O processor) registers.
All other internal memory can be indirectly accessed via DMA
transfers initiated via the programming of the IOP DMA
parameter and control registers. Distributed bus arbitration
logic is included on-chip for simple, glueless connection of sys-
tems containing up to six ADSP-21161Ns and a host processor
(Figure 5). Master processor change over incurs only one cycle
of overhead. Bus arbitration is selectable as either fixed or rotat-
ing priority. Bus lock enables indivisible read-modify-write
sequences for semaphores. A vector interrupt is provided for
interprocessor commands. Using an instruction rate of
110 MHz, maximum throughput for interprocessor data trans-
fer is 440M bytes/s over the external port.
Two link ports provide a second method of multiprocessing
communications. Each link port can support communications
to another ADSP-21161N. The ADSP-21161N, running at
110 MHz, has a maximum throughput for interprocessor com-
munications over the links of 220M bytes/s. The link ports and
cluster multiprocessing can be used concurrently or
independently.
Link Ports
The ADSP-21161N features two 8-bit link ports that provide
additional I/O capabilities. With the capability of running at
110 MHz, each link port can support 110M bytes/s. Link port
I/O is especially useful for point-to-point interprocessor com-
munication in multiprocessing systems. The link ports can
operate independently and simultaneously, with a maximum
data throughput of 220M bytes/s. Link port data is packed into
48- or 32-bit words and can be directly read by the core proces-
sor or DMA-transferred to on-chip memory. Each link port has
its own double-buffered input and output registers.
Clock/acknowledge handshaking controls link port transfers.
Transfers are programmable as either transmit or receive.
Serial Ports
The ADSP-21161N features four synchronous serial ports that
provide an inexpensive interface to a wide variety of digital and
mixed-signal peripheral devices. Each serial port is made up of
two data lines, a clock and frame sync. The data lines can be
programmed to either transmit or receive.
The serial ports operate at up to half the clock rate of the core,
providing each with a maximum data rate of 55M bit/s. The
serial data pins are programmable as either a transmitter or
receiver, providing greater flexibility for serial communications.
Serial port data can be automatically transferred to and from
on-chip memory via a dedicated DMA. Each of the serial ports
features a Time Division Multiplex (TDM) multichannel mode,
where two serial ports are TDM transmitters and two serial
ports are TDM receivers (SPORT0 Rx paired with SPORT2 Tx,
SPORT1 Rx paired with SPORT3 Tx). Each of the serial ports
also support the I2S protocol (an industry standard interface
commonly used by audio codecs, ADCs and DACs), with two
data pins, allowing four I2S channels (using two I2S stereo
devices) per serial port, with a maximum of up to 16 I2S chan-
nels. The serial ports permit little-endian or big-endian
transmission formats and word lengths selectable from 3 bits to
32 bits. For I2S mode, data-word lengths are selectable between
8 bits and 32 bits. Serial ports offer selectable synchronization
and transmit modes as well as optional μ-law or A-law com-
panding. Serial port clocks and frame syncs can be internally or
externally generated.
Serial Peripheral (Compatible) Interface
Serial Peripheral Interface (SPI) is an industry standard syn-
chronous serial link, enabling the ADSP-21161N SPI-
compatible port to communicate with other SPI-compatible
devices. SPI is a 4-wire interface consisting of two data pins, one
device select pin, and one clock pin. It is a full-duplex synchro-
nous serial interface, supporting both master and slave modes.
The SPI port can operate in a multimaster environment by
interfacing with up to four other SPI-compatible devices, either
acting as a master or slave device. The ADSP-21161N SPI-com-
patible peripheral implementation also features programmable
baud rate and clock phase/polarities. The ADSP-21161N SPI-
compatible port uses open drain drivers to support a multimas-
ter configuration and to avoid data contention.
Host Processor Interface
The ADSP-21161N host interface enables easy connection to
standard 8-bit, 16-bit, or 32-bit microprocessor buses with little
additional hardware required. The host interface is accessed
through the ADSP-21161N’s external port. Four channels of
DMA are available for the host interface; code and data transfers
are accomplished with low software overhead. The host proces-
sor requests the ADSP-21161N’s external bus with the host bus
request (HBR), host bus grant (HBG), and chip select (CS) sig-
nals. The host can directly read and write the internal IOP
registers of the ADSP-21161N, and can access the DMA channel
Figure 4. External Data Alignment Options
DATA15–0
15
8 70
L1DATA7–0
DAT A15-8
L0DATA7–0
DA TA7–0
16-BIT PACKED DMA DATA
16-BIT PACKED INSTRUC-
TION EXECUTION
FLOAT OR FIXED, D31–D0,
32-BIT PA CKED
32-BIT PA CKED INSTRUC-
TION
EXTRA DA TA LINES DATA15–0 AR E ONLY ACCESSIBLE IF LINK PORT S
ARE DISABLED. ENAB LE THESE ADDITIONAL DATA L INKS BY SELECT-
ING IPACK1–0 = 01IN SYSCON.
48-BIT INSTRUCT ION FETCH
(NO PACKING)
47
40 39
32 3124 23
16
DATA47–16
8-BIT PACKED DMA D ATA
8-BIT PACKED INSTRUCTION
EXECUTION
PROM
BOOT
NOTE:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EB63-S0C0640W | CONN EDGEBOARD DUAL 12POS 3A |
| VI-B2R-CY-F3 | CONVERTER MOD DC/DC 7.5V 50W |
| 1-1734344-1 | CONN D-SUB 15POS RCPT R/A DIP |
| VI-B2P-CY-F3 | CONVERTER MOD DC/DC 13.8V 50W |
| ADSP-2189MKCAZ-300 | IC DSP CONTROLLER 16BIT 144-MBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21261 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Embedded Processor |
| ADSP-21261SKBC-150 | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 150MHz 150MIPS 136-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:150 MHZ, 32BIT DSP PROCESSOR. - Bulk |
| ADSP-21261SKBCZ150 | 功能描述:IC DSP 32BIT 150MHZ 136-CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21261SKSTZ150 | 功能描述:IC DSP 32BIT 150MHZ 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21262 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。